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When the NASA/JSC B-51 synthetic aperture radar (SAR) development
testbed program was planned, an existing side-looking radar, the
APQ-102, was selected for remote sensing study programs. This radar is
a purely analog sysiam, employing photographic processing and azimuth
correlation using analog film processing into a SAR map. When the
investigation was expanded to include parametric variation for digital
SAR, a system had to be acquired to digitize the video data produced by
the APQ-102 and to record it on a wideband tape recorder aboard the air-
craft.
The system designed and built by ARL:UT i,, called the digital data
recording system, or DDRS. In addition to digitizing the raw (pulse
compressed) video signals from the radar, the system provides for record-
ii,g various parameters from the radar operating environment, such as the
inertial platform signals and aircraft operating parameters. These
parameters are necessary in the reconstitution of the radar video into a
synthetic aperture high resolution radar map.
The purpose of the DDRS is to supplement the analog radar system
with a digital SAR system which will permit the study and analysis of
various radar parameters, leading to the effective design of an orbiting




The DDRS is mounted on a pallet carried in the pressurized and
temperature controlled electronic equipment bay of a testbed aircraft, an
RB-57.
A. Aircraft and Radar
1.	 B-57 Flight Testbed
The aircraft testbed is a light twin-engine jet designed for
high altitude operation, up to 65,000 ft. At this height the synthetic
aperture radar (SAR) has the capability of simulating, in the geometry of
ground mapping, the look-down angles ',complement of nadir angle), associ-
ated with a SAR on an orbital platform. There are usually two flight
modes at 60,000 ft: a start map nadir angle of 15% or of 45 0 . The 150
nadir angle gives a swath coverage for the SAR map of 2.5-12.5 nmi
(called Mode 1), and the 45 0 nadir angle gives coverage of 10-20 nmi--
a 10 nmi swath (Mode 2). See Figs. 1 and 2. Two antennas (and receivers)
are used to obtain both horizontal and vertical polarized radar data.
The B-57 is equipped with the LTN-51 inertial platform, with
clutter lock for velocity update. This platform provides antenna staba-
lizing signals to the radar antennas, and provides velocity information
required for the synthetic aperture radar system.
The aircraft normally operates at a ground speed of about
400 kt, and this is important since the radar pulse repetition frequency
(prf) is set at twice the ground speed in feet per second; in this case,
2 x 675, or 1350 pps.





































































Z < N N N	 cd
J 2	 M N












The APQ-102 uses linear FM pulse compression and the pulse
compressed, noncoherent video signals from the two receiver channels
are provided to the DDRS for high speed conversion to digital format.
The radar uses sensitivity time control (STC) and it is the
STC trigger which starts the DDRS data recording function.
Figure 3 indicates the various equipment locations in the
testbed aircraft. A DDRS control panel in the cockpit permits the crew
to digitize and record the SAR map data. The wideband (MINCOM) recorder
is located in the pressurized section of the aircraft, and the right
and left looking antennas are in the nose of the R6-57.
2.	 APQ-102 Radar
The radar is a standard Air Force procured item with some
significant modifications. The original radar had a single polarized
antenna; the modified system has both vertical and horizontal polarized
receiver channels, both of which are recorded. The antenna has a cose-
cant squared pattern in elevation.
Another important modification is in the photographic film
used for video recording. A 5 in. wide film is exposed with a 2 in.
width utilized for each video channel, horizontal and vertical. This
film is used in the azimuth correlation process, the usual analog pro-
cessing which develops the SAR map.
The two channels of 15 MHz video are already motion compensated and
pulse compressed when they are digitized by the DDRS. The antenna gimbals
receive stabilizing signals from the LTN-51 inertial platform, and these
motion compensating servo signals are recorded along with other dynamical




















The radar operates at an X-band frequency with variable prf, as
indicated previously, such that two samples per foot of the synthetic
aperture are Otained.
In addition to the two channels of video data, which the DORS
records, various radar parameter environment (RPE) signals are recorded.
Figure 4 shows the sources of these. Sane are obtained from the universal
programmable parameter stripper (UPPS), designed and built by Lockheed
for NASA, and the data are from the NASA Earth Resources Data Acquisition
System (NERDAS). The data are recorded on a wideband MINCOM tape
recorder, carried in the pressurized section of the RB-57, after process-
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The unit is designed to digitize the radar data and format it and
the RPE data into a format compatible with the Hughes Aircraft digital
recording interface equipment (0RIE). The DRIE is used at the ARL:UT
SAR playback facility to boi:h play back wideband tapes and reformat them
onto computer-compatible tapes (CCT) on a 9-track standard tape recorder.
Figure 5 is a block diagram of the system.
A MINCOM wideband tape recorder on board the aircraft produces
14 tracks of RPE and video data, which can be played back at the ARL:UT
facility, since the data are properly formatted by the DDRS to be com-
patible with the DRIE playback equipment. The Doppler analysis software,
called the ground signal processor (GSP), will produce digital SAR images
on a high resolution display from the filter outputs.
A.	 Functions of the DDRS
The principal function of the DDRS is to digitize the two channels
(called H and V) of raw video developed by the APQ-102 from the 70 MHz
IF. In addition, it provides a single record track of RPE data cor-
responding to the video data. Figure 4 illustrates the sources of the
data on which the DDRS operates, and the controls used by the operator
to obtain the desired outputs to the wideband tape recorder.
The timing of the system is critical; it is controlled by the radar
(APQ-102) timing. This comes from a 2.07065 MHz clock which controls a
coherent oscillator in the DDRS. The start of a range sweep is controlled
by the sensitivity time control trigger. The two video channels are

















































The universal programmable parameter stripper (UPPS) is a device
_	 which permits digitally coded radar system parameters to be input to the
DDRS in a compatible format. Voice and time code data are also input for
recording on the wideband tape.
The cockpit-mounted control panel permits an operator to enter a
delay time from the start of the STC trigger to set the starting range
for the radar map--a value called 
eRmin. The sampling rate may also be
set by selecting the value of the sample interval. Finally, the operator
may select from 7-, 4-, 2-, or 1-bit data precision.
1. Digitizing
The DDRS digitizes analog video in video A/D board 6. Two
channels of video are digitized at a sample rate set by the operator (a
crew member) setting switches which select the sample interval (SI) and
the start of sampling (DRMIN), which is a selected delay from the STC
trigger. The latter is routed through the AGC/STC processor, which is a
Lockheed-built special device for the APQ-102 radar. See Fig. 6.
Besides the video, certain monitored environmental signals in
the DDRS, temperature and pressure and operating voltages, are digitized
externally in the auxiliary data board, located in the AGC/STC processor.
Analog signals are shipped out to the auxiliary data board, converted to
digital, and transferred back out to the DDRS, where they are formatted
in the same manner as the UPPS data.
2. Recording
Figure 7, the DDRS block diagram, indicates those signals
recorded on the wideband MINCOM tape recorder. One track of the recorder
is used for the RPE data, made up from the UPPS output and the auxiliary
data coming from the auxiliary data board. These digital data are trans-
.	 ferred through the auxiliary data bus. Eight tracks of the recorder are





Clock out to DDRS





Analog Signals from DDRS
(Environment - Temperature, Voltage, Pressure)
FIGURE 6


































Miller encoders and a parity bit generator. The LSB of the video tape
data is used for parity check (only in the 1-bit mode).
In addition to the outputs of the DDRS recorded in the MINCOM
recorder, the voice from the crew and ground stations and time code sig-
nals from the IRIG time code generator are frequency modulation coded,
and recorded on two more tracks of the MINCOM tape recorder. This is,
of course, independent of the DDRS.
B.	 Interfaces
The principal interfaces of the DDRS are with the radar system, to
obtain the video data, with the NERDAS outputs via the Lockheed-built
UPPS, with the auxiliary data board in the STC/AGC processor (built by
Lockheed), the cockpit-mounted control box, and the DRIE by way of the
wideband recorder. These will be described in turn.
1. Radar
Refer to Table I. The horizontal and vertical channel video
signals, pulse compressed bipolar (±0.5 V) analog signals are supplied to
the DDRS from the optical recorder subsystem of the APQ-102. A test sig-
nal is generated as a reference on the video A/D board, variable from
zero to negative full scale for the analog input. This signal is fur-
nished on a connector for use in testing and adjusting the video inputs.
2. UPPS/NERDAS
Four address lines and a strobe signal are supplied from the
Lockheed-built universal programmable parameter stripper. In addition,
on a separate connector (J-101), 24 data lines are available from the
UPPS. These are differential, TTL signals.
16
TABLE I
LIST OF FRONT PANEL CONNECTOR SIGNALS FOR THE DDRS
J101: MUX0 - MUX23 ; differential signal inputs from the UPPS, TT'..
J102: ADD 	 - ADD 
39 
and STRB; differential signal inputs from the UPPS, TTL.
J103: REF; analo	 voltage reference output to patch into video inputs
for test, 0 to -1 Vdc, adjustable on Board 6.
TRIGRPE, TRIGVID: scope trigger output for the RPE and video
channels, respectively; TTL.
VIDNRZ0 - VIDNRZ7 ; video data outputs, unencoded for scope viewing,
TTL.
RPENRZ; RPE data output, unencoded, TTL.
PARCHK; parity error pulse output, for connection to an event
counter, TTL.
RPETEST; input, when grounded puts the RPE subsystem into the test
mode.
AUX/UPPS; input, when	 $'f is grounded, determines either
auxiliary or UPPS data to be displayed, UPPS when grounded.
J104: VIDMIL:	 differential outputs, Miller encoded video data, to
recorder, TTL.
J105: SIo - SI 3 ; ±5 V inputs, binary coded sample interval control.
DRMIN0 - DRMIN 7 ; t5 V inputs, 9's complement BCD delta RMIN control.
DPo - DP 1 ; ±5 V inputs, data precision control.
RPEINVAL, VIDINVAL, CNTINVAL, ORALT, CLKINVAL:	 TTL outputs, TRUE
(+2 V, 20 mA)	 indicates, respectively, poor RPE data, poor video
data, invalid control setting, video overrange, clock out of sync.
PWR ON; +2 V, 20 mA output whenever power is applied.
17
TABLE I (Cont'd)
LIST OF FRONT PANEL CONNECTOR SIGNALS FOR THE DDRS
N5.7; - 5.7 V "false" voltage reference to control switches,
limited  by 100 A.
J106: AUX ADDo - AUXADD39 AUXCLK, AUXST:	 differential outputs to the
auxiliary data board in the AGC/STC processor, TTL.
RADMODE:	 AUXDATA, AUXSTRB, STCTRIG, differential inputs from the
auxiliary data board, TTL.
N2, P5, N5.7, TEMPI, TEMP2, PRES; analog do voltage outputs to
auxiliary data board, TTL.
P15, +15 V at 20 mA, resistor limited, from the auxiliary data board.
SYSCLK:
	
2.07065 MHz, TTL system clock signal input from the auxil-
iary data board.
J107: +28 V with return at 4 A max, fused; 200 V, 400 Hz, 3-phase,
at 300 mA max
J108: 50 n vertical polarization video input from the optical recorder.
Level	 is adjustable from ±0.5 V pp to ±1.0 V pp.
	 The input is
do coupled.
J109: 50 0 horizontal polarization input, at the same level 	 as J108.
18
L
Z3. Auxiliary Data Board
Because of inadequate processing space in the DDRS, certain
analog signals are shipped out to the AGC/STC processor for conversion
to digital signals on the auxiliary data board. These are pressures,
temperatures, and voltages, which are monitored in the DDRS and recorded
on the wideband recorder. Clock strove outputs and inputs control the
operation of the auxiliary data board. Other outputs from the AGC/STC
processor that involve the auxiliary data board are the STC trigger,
which initiates a digitizing cycle in the DDRS, a do altitude signal
which is digitized and sent back to the DDRS for formatting, a signal
conditioned 2.07065 MHz clock pulse, and a digitized radar mode signal.
4. Controls
The cockpit-mounted control panel permits an operator to send
control signals in digital form to the DDRS. The operator can select
the sample interval (SI), data precision or number of bits (DP), and the
start sampling range (DRMIN). Power ON and logic voltages are also
supplied. Signals sent to the control panel are invalid signals for the
clock, video, and RPE data, to inform the operator of a problem in the
DDSP. A control invalid (CNT INVAL) signal informs the operator that an
invalid set of switch settings has been selected. An over-range alert
(OR ALT) signal alerts the operator to video signals which are exceeding
the range of the A/D converters.
5. Recorder
Eight tracks of formatted video (in FLAMR format) are sent to
the wideband tape recorder in Miller code, and one track, similarly for-
matted and coded, of RPE data. A clock output signal is furnished to the
same connector (J-104); however, it is not recorded.
19
6. Power
The DDRS uses ♦5 V for TTL operations, and -5.75/ -2.0 V for
MECL operations. These are supplied from two integral do power supplies,
which are driven from the aircraft 28 Vdc bus. A cooling fan is driven
by 400 Hz ac power.
7. System Test
Video and RPE data encoded in NRZ format are supplied on
connector J-103 for other uses, such as checking the performance of the
DDRS in real time. A RPE test signal and a signal to select between UPPS
and the auxiliary data board are input to the DDRS. A RPE trigger and
parity check signal are supplied on the same connector, as is a video
trigger.
C.	 Performance Specifications
1.	 Controllable Parameters 	 -
Number of Range Samples Recorded:
7-bit data: 512 per polarization channel
4-bit data: 1024 per polarization channel
2-bit data: 2048 per polarization channel
1-bit data: 4096 per polarization channel
Allowable Slant-Range Sample Intervals: 40, 50, 60, 70, 80,




Recorded Slant Range and Ground Range Swath Widths:
•	 Slant Range Data Slant Range Mode 1 G-R Mode 2 G-R
Sample Interval Precision :;wath Width Swath Swath
(nsec) (bits) NO (nmi) (nmi)
40 (6.0 m) 7 3.1 1.66 rani 2.5 - 6.5 10 - 12.2
11 4 6.1 3.31 nm1 2.5 - 9.2 10 - 14.3
to 2 12.3 6.62 rani 2.5 - 13.6 10 - 18.2is
24.6 (13.2 nmi 2.5 - 21.2 10 - 25.4
50 (7.5 m) 7 3.8 (2.07 nmi 2.5 - 7.3 10 - 12.7
" 4 7.6 (4.14 nmi 2.5 - 10.4 10 - 15.3
" 2 15.2 (8.28 nmi 2.5 - 15.6 10 - 20.0
" 1 30.4 (16.6 nmi) 2.5 - 24.9 10 - 29.0
60 (9.0 m) 7 4.6 (2.48 nmi 2.5 - 7.9 10 - 13.3
" 4 9.2 4.97 nmi 2.5 - 11.5 10 - 16.3
" 2 18.4 9.94 rani) 2.5 - 17.5 10 - 21.9
" 1 36.8 19.9 rmi) 2.5 - 28.4 10 - 32.5
100 (15.0 m) 7 7.6 (4.14 nmi) 2.5 - 10.4 10 - 15.3
4 15.2 (8.28 nmi) 2.5 - 15.6 10 - 20.0
2 30.4 16.6 nmi) 2.5 - 24.9 10 - 29.0
" 1 60.8 33.2 nmi) 2.5 - 42.2 10 - 46.2
Available Delays from STC Trigger to Start of Sampling:
2-99 nsec in 1 nsec intervals
2.	 Video Characteristics (each polarization channel
Video Input Impedance 75 n
Video 3 dB Bandwidth >20 MHz
Maximum Video Level (adjustable) s1.0 V
Maximum Video Sampling Rate 25 MHz
Conversion Accuracy <30 mV
rms Sampling Jitter 1 nsec
Digital Code after Conversion 2's complement
Minimum IPP (worst case) 700 nsec
Data Record Format to Tape Fig.	 8
Tape Track Encoding Miller Code
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MINCOM RECORDER OPERATING PARAMETERS








14 in. metal precision
Record Time:
	 920 sec (15.3 milt)
Recorder Track Assignments:
Track Signal
1 IRIG Time Code
2 Open
3 Video Data Channel 6 (1.92 Mbs Miller Code)
4 Video Data Channel 4
5 Video Data Channel 2
6 Video Data Channel 0
7 RPE Data (1.92 Mbs Miller Code)
8 Open (FLAMR PPD Track)
9 Open (FLAMR FB Track)
10 Video Data Channel	 1	 (1.92 Mb; Miller Code)
11 Video Data Channel	 3	 If
12 Video Data Channel 	 5	 of









(established by NERDAS) 	 i
Data Types and Formats
	
Table III
Data Record Format to Tape	 Fig. 9
4. Power Requirements
+28 Vdc at 4 A max
200 Vac, 400 Hz, 3 Phase at 0.4 A max
5. Physical Characteristics
Weight	 25 lb
Dimensions	 13 1/4 in. L x 8 1/2 in. W x 9 3/8 in. H
D.	 Hardware Description
1.	 Mechanical Overview and Interconnection Scheme
The circuitry of the DDRS, other than the auxiliary data board,
is contained in a custom fabricated enclosure designed for mounting in
the RB-57 electronic pallet (Dwg. No. 1). On the back panel of this
enclosure are mounted all input and output cylindrical connectors (J-101-
J-109). Inside the enclosure are mounted two power supplies, a cooling
fan, and a card cage with eleven numbered card slots, six of which (slots
2, 4, 6, 8, 9, and 11) contain circuit boards and one of which (slot 1)
contains a cable connecting board.
Drawings No. 2 and 3 show the wiring scheme inside the enclosure.
The six circuit boards plug into the backplane connectors (J2, J4, J6,
J8, J9, Jil) through the board-mounted plug connectors (PZ, P4, P6, P8,
P9, Pll). The backplane connectors are wired to one another by wirewrap
connections according to the backplane wiring diagram, Dwg. No. 2. Also,




23	 20	 16	 12	 4	 0
1.	 TIME	 IOxH	 1xH	 IOxMIN	 1xMIN	 IOxSEC	 1xSEC	 BCD
2.	 DATE IOxYR 1xYR IOxMO 1xMO IOxDAY 1xDAY BCD
3.	 LATITUDE SIGN IOxDEG lxDEG IOxMIN 1xMIN .*-xMIN BCD
4.	 LONGITUDE SIGN 100xDEG IOxDEG 1xDEG IOxMIN WIN BCD
5.	 RADAR ALT xxxx 10kxFT 1kxFT 100xFT IOxFT 1xFT BCD
6.	 HEADING xxxx xxxx 100xDEG IOxDEG 1xDEG .lxDEG BCD
7.	 DRIFT xxxx xxxx SIGN IOxDEG 1xDEG .lxDEG BCD
8.	 ROLL SAME AS DRIFT
9.	 PITCH SAME AS DRIFT
10.	 GND SPD xxxx xxxx xxxx 100xkt 10xkt lxkt BCD
11.	 VERT ACC xxxx xxxx SIGN 1xG .lxG .OlxG BCD
12.	 IPP xxxxxxxxxxxxxxxxxxxxxxx IPP11	 'PPQ. BIN
_SIB = 482.94 rtsP,S	 ^_
13.	 FRAME N0. xxxxxxxxxxxxx
FN18	 FN BIN





SWo : VIDVAL (1-video data valid)
SW1: RPEVAL (1=RPE data valid)
SW2: CLKVAL (1=clock in sync)
SW3 SW7 : ORo OR4 (count of video overrangps in 100 msec)
LSB=8 for 7-bit precision ,.ata
LSB-16 for 4-bit precision data
LSB=32 for data precision=2-bit
LSB-64 for data precision=l-bit
SW8 SW11 : PARERRo
 - PARERR3 (count of buffer memory parity errors





MD  - MD7 : undetermined	
I`
MD - MD15: DRMIN - DRMIN - coded into 2 digits of 9's comple- 	 i8	 5	 0	 7 ment of BCD
(delta RMIN)
LSB=965.880 nsec
MD16 - MD19 : SIo - SI 3 (sample interval)
LSB=10.0613 nsec (inverted binary)
MD20 - MD21 : DPo - DP 1 (data precision)
	









MD22: RADMODE (Radar Mode:	
_Mode I2)
MD23: CNTLVAL (1=Mode Control Settings Valid)











Binary bits 0-11 define a whole number integer (N) between 0 and
4095• To translate N into its corresponding voltage for each




0. UNDEFINED Voltage - (2.443 x 10-3)N
1. TEMPI TEMP, °C = (0.0304) (N-1309)
2. TEMP2
3. TEMP3 (not connected)
4. TEMP4
5. -5.7 V DDRS Voltage - -(2.391 x 10-3)N
6. +5 V DDRS Voltage = (2.443 x 10-3)N
7. -2 V DDRS Voltage = -	 (2.397 x 10-3)N
8. +5 V AUX Voltage = (2.443 x 10-3)N
9. -15 V AUX Voltage - -(4.986 x 10-3)N
10. REF (+10 V) Voltage = (4.888 x 10-3)N
11. do ALT Voltage = (2.443 x 10-3)N
12. AGC/MAN Voltage _ (7.473 x 10-3 )N
13. GAIN Voltage = (2.443 x 10-3)N
`	 14. +15 V AUX Voltage - (4.893 x 10-3)N




DATA RECORD 44 BITS, i.e., 22.88 usec --^
1SYNC WORD	 FILLER 1'S-+i	 (AS REQUIRED)
1	 1	 1	 0 0 0 1	 1	 1	 0 1	 1 0 1 ADDRESS
(8 BITS)





-o --- TAPE MOTION
FIGURE 9
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J3 in the backplane through the five ribbon cables (CAB 1 - CAB 5) and the
plug connector (P3) which are mounted on the cable board (in slot 3).
Interconnections between the card cage and the enclosure back
panel are made by ribbon cables (for digital signals) and by coaxial
cable (for analog signals) as specified in Dwg. No. 3. Digital signals
leave the card cage backplane from connectors J1 and J10, which are
mounted in slots 1 and 10. Unlike the other backplane connectors, ail
and J10 have no circuit boards plugged into them, but serve merely to
connect the ribbon cables from the cylindrical I/O connectors on the
enclosure to the backplane wiring on the card cage.
2.	 Circuitry Description and Theory of Operation
a.	 Overview
The DDRS circuitry is partitioned into seven circuit boards,
six of which are contained inside the main enclosure and one of which is
in the AGC/STC processor unit. An effort was made to assign each circuit
board a unique function, rather than randomly distribute the required
system components among an arbitrary number of boards. Furthermore, the
circuitry is composed of a very high speed section employing emitter
coupled logic (ECL) and a medium speed section of transistor-transistor
logic (TTL), each having very different requirements in terms of supply
voltages and circuit layout. Finally, there simply was not enough room
in the space allotted for the MRS in the equipment pallet to fit in all
the required circuitry and power supplies. So a seventh board (the auxil-
iary data board), containing all the components requiring ±15 V supplies,
was fabricated to go in the AGC/STC processor unit, where ±15 V was already
available.
The seven circuit boards perform the following functions:
Clock Generator Board (4-layer printed circuit - slot 9): Generates
"clock" pulses which cause the radar video signals to be sampled
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and digitized at a programmable frequency and with a programmable
delay with respect to the STC trigger.
Phase locks the sample pulses to the 2.07065 MHz radar timing clock.
Provides detection of an out-of-lock condition in the phase lock loop.
Contains temperature and pressure sensors.
Video A!0 board - (4-1 Mer printed circuit - slot 6): Converts the
instantaneous horizontal and vertical video voltages into two digital
data words, upon receipt of a sample pulse from the clock generator
boa rd .
Truncates the data words to a programmable number of bits (1, 2, 4,
or 7) and steers tt:e rztAined bits into the video memory to allow
for packing of data words le-•S than 8 bits long into 8-bit wide
storage.
Adds an even parity bit to 7-bit data words.
Tests for overrange (clipping) of the video signals at the s^.-pling
times.
Provides a reference do output to the test connector for testing
purposes.
Video memory board (4-layer printed circuit - slot 4): Stores the video
data words at the high sampling rates and reads them back c , ` at the
lower recording range.
Packs 4-, 2-, and 1-bit data into 8-bit words.
Multiplexes horizontal and vertical data words onto eight lines as
they are read out of the memory.
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Video formatting board (wirewrap - slot 11): Oem ►iltiplexes and formats
the horizontal and vertical video data words from the video memory
into eight channels of FLAMR-formatted serial data.
Miller-encodes the eight video channels ind outputs them through
differential line drivers to the wideband tape recorder.
Sets the 1.92 MHz recording clock rate.
Tests for activity on the video and RPE outputs to the tape recorder
and alerts the operator in the case of an inoperative channel.
Radar parameters and environment (RPE) formatting board (wirewrap - slit 8):
Commutates and formats data words from the UPPS, the auxiliary data
board, and the Cockpit control panel switches, as well as data words
generated on the RPE formatting board, into a single FLAMR-formatted
serial data stream.
Measures the interpulse period (IPP).
Generates frame numbers.
Tests the phaselock of the cicck generator board and alerts the
operator of loss of lock.
Counts the video memory parity errors.
Miller-encodes the RPE output data stream.
Interface board (wirewrap - slot 21: Converts ECL-level logic signals to
TTL-level, and vice versa.
Rec-A ves differential TTL signals and ±5 V signals and converts them
to single ended TTL.
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Checks the cockpit control switch settings against a programmed set
of valid settings and alerts the pilot if his settings are invalid.
Checks the parity of the video data as they are read out of the
video memory.
Counts the number of A/D samples that were clipped.
Auxiliary data conversion board (wirewrap - inside the AGC/STC processor
unit): Converts 16 channels of auxiliary analog information (tempera-
tures, pressure, voltages, radar parameter signals) into 12-bit digi-
tal words.
Outputs the 12-bit words to the RPE formatting board to be formatted
into the RPE data tape track.
Measures the temperature inside the AGC/STC processor unit.
Buffers the STC trigger and radar mode output signals from the
	 -
AGC/STC processor unit to the BURS.
b.	 Detailed Board-by-Board Description
(1) Clock Generator Board (Dwg. No. 4)
The primary input. to the clock generator board is the
SYSCLK clock signal at 2.07065 MHz. This signal is clipped at +5 V and
ground, and then converted to ECL levels by U24. ECL logic -ignals are
described in Appendix D, Section 1.
The primary output of the circuit is the gated sample
clock, the three identical copies of which are called GSCOR, GSCAD, and
GSCMEM. Since this clock must be phase coherent with SYSCLK but at a much
higher frequency, a coherent oscillator at 99.3912 MHz is employed which
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frequency is established by the resonance frequency of L1 in parallel
with C7 and the reverse junction capacitance of varactor diode D4. The
output of U12 is a phase coherent 99.3912 MHz timing signal used to syn-
thesize the sampling frequency. It is divided by 48 in U8 and U13 to pro-
duce a 2.07065 MHz square wave coherent in phase and frequency to SYSCLK.
Phase comparator U23 compares the phase of the SYSCLK signal to that of the
synthesized 2.07065 MHz square wave; any phase difference results in correc-
tion pulses at pins 3 and 11 of U23. These pulses either sink or source
current through Schottky diode bridge D1 to the integrating circuit built
around the high speed operational amplifier U22. The integrated correction
pulses at the output of U22 are connected to the cathode of the varactor D4
in order to correct the output frequency by changing the capacitance of D4.
This closes the loop and ensures phase coherence.
The phase lock loop natural frequency and damping
factor are set by R1, R2, R3, and C3. Loop stability is improved by Cl
and C4. C8, C9, and C10 frequency compensate the operational amplifier.
R6 injects a small do current into the integrator, which results in a
small constant phase offset in the VCO output. It was found when inte-
grating the DDRS with the noisy radar equipment in the pallet that exter-
nal noise rejection was improved by this phase offset.,
The sampling frequency is synthesized by the circuit
composed of U2, U3, and U4. The output of U2 at pin 15 is a series of
20 nsec pulses, which is gated (by a wire OR connection) with U14, pin 15.
The repetition frequency of these pulses is determined by the programmable
counter U4, which divides the 99.3912 MHz coherent clock frequency by any
integer from 4-15. The actual divisor integer is set by the logic levels
on the programming inputs of the counter; these levels are in turn set by
the position of the cockpit "sample interval" switch. The resulting sam-
pling intervals available range from approximately 40 nsec (divide by 4,
actually 40.2 nsec) through 150 nsec (divide by 15, actually 150.9 nsec)
in 10 n sec intervals.
The circuit composed of U3, U9, U10, U14, U19, and
U20 gates the output of the sampling frequency synthesizer. This circuit
41
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is triggered out of its quiescent state by the STC trigger pulse (STCTRIG),
which sets the left side of dual flip-flop U14. This enables the decimal
counters U10 and U20 to begin counting up from their pre-set values, which
are set by the cockpit DRMIN control switches. The clock input to these
counters is the phase locked 2.07065 MHz clock, and their enable input is
a 1.035325 MHz signal from U9, pin 3; therefore, the counters increment
once every microsecond (actually once every 0.966 usec). The pre-set values
from the DRMIN cockpit control switches determine the number of counts
0 usec per count) that the counters must increment before gating "on"
the sampling interval generator. After the programmed DRMIN delay has
passed since the STC trigger, pin 15 of U9 and pin 15 of U14 have gone
false and the sampling clock pulses from pin 15 of U2 are gated through
U17 to the video A/D board.
Once the sampling pulses are gated on, they continue
until the buffer memory has been filled with one IPP's worth of digitized
data. At this time, the video memory board sets the memory read/write
(MR/W) line high. This signal sets the right half of flip-flop U14 on
the clock generator board, which in turn gates off the sampling clock.
At this time, the DRMIN delay circuit has returned to its quiescent state,
and awaits the return of MR/W to a low state and the occurrence of the
next STC trigger. The net effect of the circuit is to deliver sample
pulses to the A/D board in each IPP from the time the DRMIN delay times
out after the STC trigger, until the buffer memory is full.
A detailed timing diagram of the sampling interval
generator and DRMIN delay generator circuits is found in Figs. 10 and 11
which fully des:ribe the operation of these circuits.
Included on the clock generator board are a pressure
transducer and one of the three temperature transducers (TEMP 1) included
in the DDRS. The transducer output is connected to the auxiliary data
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(2) Video A/D Board (Dwg. No. 5)
The primary inputs to the video A/D board are the two
video channels and the three (identical) sampling clocks. The outputs
are two channels of quantized video data, a memory write signal, and an
overrange count signal.
The heart of the A/D board is the TRW 1007 8-bit,
33 MHz A/D converter integrated circuit (U25 and U26). The limits on
the input voltage the chip can quantize are the potential at pin 11 (V RT)
on the positive end and the potential at pin 22 (V RB) on the negative
end. This voltage range is divided into 256 discrete subranges, to which
the chip assigns consecutive 8-bit digital numbers. The most positive
voltage (V RT) must be set to ground potential; the most negative voltage
(V RB) may be set to between -1 V and -2 V. The A/D conversion is triggered
by a TTL level pulse at pin 30 (CONVERT). The output words are TTL level,
and one of four different digital encoding schemes may be selected by
appropriate TTL levels on pins 36 (NL/NV) and 41 (NM/NV).
The horizontal and vertical video inputs to the video
A/D board are bipolar signals of approximately 1 V pp, i.e., ±0.5 V.
Video amplifiers U19 and U20 invert the video signals (voltage gain - -1)
and offset them by an adjustable voltage (currently set at -0.5 V). The
outputs of the video amplifiers have a voltage range of 0 to -1 V with a
±5 V input and feed into the analog inputs of the .wo TRW 1007 chips (one
chip for horizontal video and one for vertical). The negative full-scale
voltage level at pins 22 of the chips is set by the gain adjustment poten-
tiometer Rl, which in conjunction with 2.5 V reference source U21 and
voltage inverter U22A, effectively sets the A/D gain of the DDRS. If the
video signals turn out to actually be, e.g., 2 V pp, Rl may be adjusted to
set negative full scale at -2 V (as measured at the A/D chip, not at the
video input; full scale at the input would in this case be ±1 V). The
bias (offset) of the video amplifier outputs is adjusted by R2, which
varies the voltage at the noninverting inputs of the amplifiers from 0 to
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reference voltage; as a result, a grounded video input translates into a
one-half full scale voltage at the analog input of the TRW chip. This
results in a digital "zero" on the TRW output. In case of an unwanted
do offset in the video signals, this potentiometer may be adjusted to
compensate. Since the bias voltage tracks the reference voltage, adjust-
ment of the gain control will not alter the effective bias setting.
Overrange voltage comparator IC's U23 and U24 produce
a positive ECL level when the video inputs to the TRW chips exceed the
positive or negative full scale levels. These levels are latched by the
sampling clock (GSCOR) inside the comparators and are gated with the
sampling clock (GSCMEM) to create a sample signal of one pulse per over-
range (ORCNT).
A clock delay line, U17, is included to allow timing
adjustments of the sampling clock. Provision is made for two jumper
selectable delays: one allows the memory write clock (MWRTCLK) to be
delayed in order to compensate for propagation delay from the rising edge
of the sample clock to the presentation of data to the memory board; the
other allows the sample clock to U25 to be delayed with respect to the
sample clock to U26, to compensate for different propagation delays through
the two TRW chips. The setting of these timing adjustments will be dis-
cussed in Sec. IV.
All logic signals to the TRW A/D chips are TTL *level.
U5, U6, U7, U8, and U18 perform ECL to TTL and TTL to ECL conversions.
Separate ground planes are maintained on the board; the analog ground
plane is ground for all analog components, while the digital ground plane
is ground for all digital components. The two grounds are connected on
the backplane where the video A/D board plugs in.
The output code selected by the NMINV and NLINV lines
on the TRW chips is positive-true 2's complement:
4j'^.c.I`'t r
Dv5 Dv4 Dv3 Dv2 Dvl Dv0
D3 D4 D5 D6 07 P
D3 D4 D1 D2 D3 D4
D1
 D2 D1 D2 D1 02
D1 01 D1 D1 D1 D1














The least significant bit (LSB) of this code is dropped by U12 and U15
and replaced by an even parity bit.
According to the data precision selected, each data
word from the A/0's and parity generators is truncated and has its indi-
vidual bits steered to the proper buffer memory chip by multiplexers U2,
U3, U4, Ull, and U9, U10, Ull, U14. The following data patterns are out-
put to the video memory board on lines D
v0­










Notes: D i (MSB)-D7 refer to o!
P is the parity bit.
As shown above, only 7-bit data words contain a parity bit.
(3) Video Memory Board (Dwg. No. 6)
The data patterns from the video A/D board are
temporarily stored in 1024 by 1-tit random access memory (RAM) IC's on
the video memory board. Separate write clock and read clock inputs are
provided on the board so that the data in the memories may be read out
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control signal, MR/W, which sets the DDRS in either the acquire-data
state or the record-data state.
When DRMIN times out after the STC trigger, the clock
generator board begins sending sampling pulses to the A/D board. These
pulses are delayed on the A/D board (to allow the digitized video samples
to propagate through the A/D board) and sent to the video memory board as
a memory write clock (MWRTCLK). The pulses are 20 nsec wide and positive
going. The rising edge of each pulse is used to clock the address counter
composed of U30, U31, and U34; the falling edge triggers the write-enable
one-shot composed of U36 and U37. The address counter increments from 0
to 511 and drives the address lines of the RAM; note that only the first
512 (out of 1024 total) locations in the RAM chips are used. The write-
^able one-shot generates a negative going pulse to the write-enable input
of each RAM chip when triggered. The width of this pulse is set by
tapped delay line U36 and can be set to 12, 14, 16, or 18 nsec. The
20 nsec between the rising and falling edges of the write clock pulse
allows the address lines to the RAM chips to settle at least 5 nsec before
the write-enable pulse arrives, as specified by the RAM data sheet
(Fairchild 10415A).
Each RAM chip has an enable input which must be
brought low for data to ba written or read. This input is used to con-
trol the number of parallel data bits that are written for each A/D sam-
ple, which depends on the data precision requested. For 7-bit data plus
parity, eight parallel bits are required and all enable lines ( EN 7 - ENO)
to each 8-bit wide memory bank are brought low. For 4-bit data, first
EN  - EN  are brought low, then EN  - EN O are brought low, and then the
address lines are incremented for the next two 4-bit data words. Similarly,
for 1-bit data, each enable line is sequentially pulsed low, beginning
with NN 7 and ending with EN O , and after all eight enables have been pulsed,
the address lines increment for the next round of eight samples. Changes
on the enable lines are triggered by the rising edge of MWRTCLK, and all
enable lines are stable by the time the write-enable pulse occurs. The
chip-enable logic consists of U15, U16, U17, U22, U23, U24, and U25.
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Since the address lines must change after every video
sample in the 1-bit mode but only after every two, four, or eight samples
in the 4-, 2-, and 1-bit modes, respectively, the clock frequency to the
address counter must be changed with changes in the data precision.
Multiplexer U29 selects the full frequency MWRTCLK or else divided-down
frequencies, depending on the state of the data precision (DPO , DPI)
lines, and outputs the clock signal to the address counter. The data
precision lines are coded as follows:
	
DP 	 DP 	 Data Precision
	0 	 0	 1 bit
	
1	 0	 2 bit
	
0	 1	 4 bit
	
1	 1	 7 bit with parity
After the address _ mounter has reached a count of 511,
the next rising edge of the clock signal resets the counter to zero and
toggles flip-flop U34 at pins 14 and 15. The state of this flip-flop
determines whether the memory is in the read or the write mode. U34,
pin 15, is the memory read write (MR/W) signal: true means read; false
means write. A transition from read to write sets the clock generator
board into a quiescent state, waiting for an STC trigger. A transition
from write to read starts the video formatting board to immediately begin
reading data from the memory.
When the memory is in the read mode, the data
precision signals (DP0 and DP I ) are gated true (at U33, pins 5 and 6) so that
the memory reads out eight bits at a time. The memory read clock (MRDCLK))
is gated on, and the write-enable one-shot (U37, pin 7) is gated off
(true). The memory write clock (MWRTCLK) is gated off on the clock gen-
erator board. The net result is that the stored memory words are read
out by MRDCLK. During this time, the 8-bit output of each memory bank is
multiplexed by U14 and U21 onto eight lines (VIDUAT 0-VIDDAT 7 ) to the video
formatting board. The multiplexers are controlled by MRDCLK: when
MRDCLK is low, the horizontal video memory data appear on the VIDDAT lines;
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when MRDCLK is high, the vertical video memory data appear. Figure 12
illustrates the memory read timing.
(4) Video Formatting Board (Dwg. No. 7)
The detailed timing and operation of the video
formatting board is fully described in Fig. 12. A general summary of
the board's functions will be given here.
The rising edge of MR/W, signifying that the buffer
memory is full and ready to be read, triggers the video formatting cir-
cuitry from its quiescent state. This rising edge is synchronous with
the sampling clock and, therefore, asynchronous with the 3.34 MHz timing
clock in the video formatting board. Flip-flop VD5 synchronizes the
rising edge of MR/W, loads the sync word into shift register UH5, and
starts it clocking out the sequence multiplexers (UH4, UH5, UJ4, UJ5) to
the Miller encoders at 1.92 MHz. Meanwhile, signal ADR clears the address
counters in the video memory board for two MRDCLK cycles. Then the
parallel-to-serial converting shift registers (01, VD2, UE1, UE2, UF1,
UF2, UG1, UG2) begin loading data from the memory board. UDl loads first;
its first data word is the first sample of the horizontal video. UG2
loads last; its first data word is the fourth sample of the vertical video.
The outputs of the parallel-to-serial converters are
differentially delayed by registers UH1, UH2, UH3, UJ1, UJ2, and UJ3.
This ensures that the serial data lines (DATA O -DATA) are bit parallel,
i.e., the first bit of each data word emerges from the delay registers
at the same time. Note that the parallel-to-serial converters are loaded
such that the most significant bit (VIDDAT 7 ) of a memory data word is
shifted out first.
After the sync word has passed through the sequence
multiplexers, the multiplexer control lines change state and gate the
FLAMR format control bit through the multiplexers. This bit is wired
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data lines from the delay registers through to the Miller encoders. At
this time, the first bit of each of the first eight data words has
appeared at the delay register outputs. 128 words (1024 bits) of data
are clocked through the multiplexers at 1.92 Mbs and are counted by the
MUX control circuitry (UG3, UG4, UG5), after which the control lines to
the multiplexers again change state. Now the outputs of the parity
accumulator flip-flops (UH7, UH8, UH9, UH10) are allowed through to the
Miller encoders for 1-bit time. After this 1-bit time, the sync word
shift register is again gated through the multiplexer; the output of this
register (UH6, pin 9) remains true until the sync word is loaded on the
next rising edge of MR/W. Thus, the interrecord gap on the wideband tape
contains a series of filler ones.
Included on the video formatting board is a data
validation circuit (UJ7, UJ8, UJ9, UJ10). This circuit tests for activity
on the video and RPE output data lines before Miller encoding. Retriggerable
one-shot UJ8 will normally remain constantly triggered. If, however,
there is no activity on either the video data lines for approximately
6.6 msec or on the RPE data lines for 81 msec, then the one-shot outputs
will go false, and the respective signals VIDINVAL or RPEINVAL to the
cockpit will go true. One-shot UJ9 is included to catch short dropouts
from UJ8 and stretch them into 1 sec pulses to the cockpit.
(5) RPE =ormatting Board (Dwg. No. 8)
Operation of the RPE formatting board is controlled
by the program counter (UF9, UF10) in conjunction with the control PROM
(UE10). The program counter counts from 0 to 31; accordingly, there are
32 possible RPE data sources. Currently, only 30 of these possible
sources are recorded; these are shown in line 9 in the timing diagram,
Fig. 13. Timing for the entire board is described in this figure.
The primary control signals to the board are FCMR and
PCCP (lines 2 and 3 of Fig. 13). PCMR, which is the (inverted) strobe
signal from the UPPS corresponding to time-of-day, resets the counter to
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zero, which initiates the RPE output cycle and accesses the first memory
location in the control PROM. The control PROM is programmed as shown
in Table IV. Bits 2, 3, and 4 of she PROM output determine the source of
the data on the RPE data bus. For the first eleven locations, these bits
are all zeroes which, when decoded by UG8, select the UPPS data bus driver
(UD3, UD4, U05, UD6, UD1, UD8). Thus, the first eleven RPE records after
a PCMR pulse contain NEROAS data.
Bit 0 of the control PROM output selects either the
UPPS strobe or a DORS internal 15 kHz clock as source of the program
counter clock, PCCP. The first eleven PCCP pulses are from the UPPS
strobe. While the rising edge of PCCP increments the program counter,
the falling edge initiates the output of an RPE data record by enabling
the output shift register (UE3, UE4, UE5, UE6, UE1, UE8) to begin shifting
the record out. The PCCP rising edge also resets both halves of flip-
flop UG9, which commands the output multiplexer (UE9) to gate the data
record through to the Miller encoder (UJ9, UJ10, UH11). After 43 bits
(11 bits sync, 8 bits address, 24 bits data) have been shifted out of
the output shift register, pin 12 of counter UH9 goes false, which causes
the record parity bit (even parity) to be gated through the output multi-
plexer for 1-bit time. At this time, flip-flop UG9 is set, which gates a
high level through the multiplexer (interrecord filler one's) until the
next rising edge of PCCP.
The contents of each data record are latched into the
parallel inputs of the output shift register on the rising edge of PCCP.
The first eleven bits are hard-wired as the sync code 00011101101. The
next eight bits are the output of the address PROM (08). This PROM is
programmed as shown in Table IV. The addresses are chosen according to
the following criteria:
(a) Parameters most useful during playback and CCT
conversion are given the addresses of data which are displayed on the
DRIE (at ARL:UT). These parameters are:
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1. UMTVS (STROK S16ML FM UPPS)t W, US, 11 + IG06
2. RM WE START S160L AT 1st UPPI M), b.2, W, 8
3. FCC► WE FROM CONNI	 CLDCX)• %.8, UPI, 2
4 - PRO1 111111 COW LSI (M 1 00 p 09 COAT) b-1- UF9, 14	 0	 1
5. M (Cam FROM LSD) b.11, UEIO ' I
6. 10% (CONI	 NOR MY 3) b.8, UE, 4
I - NAM% (LSD TO AUX WAS 1101): b.2, U10, I
6. SNIFT/FW— TO WE OUTPUT SHIFT RESISTER: b.1, UE1, 2
I, TYPE OF DATA CONTAI N 	10 MM DIRECTLY MMUMYN	 Tint	 DIM	 LAT Law	 Alf NDbadwr
III. OCTAL NO= OF REOOAI DIRECTLY WKKATN Ila	 (TS Ile	 oar
0n. W OUTFIT RK DATA (1] - DATA IEM)
12. 1.92 MNZ CLPM: ID.S, UJI, I
13, MROCLX: b.2, U19, 2
14. AUXLK: b.2, U19, 4
IS. P ► s	 b. 2, Uls, 2
16. AWMG , AUX MAAD, US, 1
(LSD of AmL= ox)
V. AUXILIARY NATA ANAM VOLTME (is, "ettm)
	
To An: AUX So. U9, 14	
--i—Wt--
	
13. AUXSTi b. 2, U22, 6 	 L ------
19. CWW SIML TO NA AM AUK kf" U11, 1
20, ADWRII Pow A/O: AUX kAu U9, 22
21, As 2, U29, 10
22. ALDV (c=ot To AUX S.A.): b.8, LEI, I
23. AMY (kTA To AUX S.A.): b.1, UEI, I
24. SNIFT/aM To RPE OUTPUT S.A.;
b-1, L", 2
3. 10.1, U69, 6
26. RPE OUTPUT t. 8, UE9, 2
27. AUX COUTIOL . 8, UE9, 14
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RK CONTROL PROM AND ADDRESS PROM SIT PATTERNS
PROGRAM COUNTER
ADDRESS
CONTIIOL PROM WPM (KID) AK ADDRESS PROM WPM (UFS)
KCIWIL HEX SINARY OCTAL KX IWART OCTAL NIX DATA CORRESIONOINS TO M
IM 432 1 87 654 321 ADDRESS
0 0 0000 000 0 000 00 01 111 001 171 79 TIME
1 1 0000 000 0 000 DO 10 000 000 20[ SO DATE
2 2 0000 000 0 000 00 10 010 001 221 91 LATITUDE
3 3 0000 000 0 000 00 01 011 010 132 6A LONGITUDE
4 4 0000 000 0 000 00 01 111 101 175 70 ALTITUDE
6 6 0000 000 0 000 00 01 111 000 170 78 WADING	 NERDAS
6 6 0000 w 0 000 00 01 010 101 126 55 DRIFT
7 7 0000 000 0 000 00 01 Oil OW 130 5S ROLL
8 DODO 000 0 000 00 O1 010 ill 127 67 PITCH
9 9 0000 000 0 000 00 Ol 111 010 172 7A GROUND SPEED
10 A 0000 000 1 001 01 01 010 011 123 53 VERTICAL ACCELERATION
11 S 0000 001 1 003 03 00 010 000 020 10 INTER-PULSE PERIOD
12 C ONO 010 1 005 05 Ol 111 111 177 7F FRAME NUMER
13 0 0000 Oil 1 007 07 Ol 000 DO1 101 41 STATUS	 DONS
14 E 0000 100 1 Oil 09 01 000 010 102 42 NODE
15 F 1111 101 1 373 FS Ol 000 011 103 43 UNDEFINED
16 10 0000 Ill 1 017 OF 10 000 001 201 81 UNDEFINED
17 11 0001 111 1 031 IF 10 000 010 202 82 TEMP 1	 (DORS BOARD 9)
18 12 0010 ill 1 057 2F 10 000 Oil 203 83 TEMP 2	 (DDRS BOARD 2)
19 13 0011 ill 1 077 3F 10 000 100 204 84 TEMP 3	 (NOT CONNECTED)
20 14 0100 111 1 117 4F 10 000 101 205 85 TEMP 4	 (AGC/STC)
21 15 0101 111 1 137 SF 10 000 110 206 86 -5.75 V POWER (DORS)
22 16 0110 111 1 157 6F 10 000 ill 207 87 +S V POWER (DORS)
23 17 0111 111 1 177 7F 10 001 000 210 88 -2 V POWER (DDRS)
24 18 1000 111 1 217 BF 10 001 001 211 89 +5 V POWER (AGC/STC)
25 19 1001 Ill 1 237 OF 10 001 010 212 8A -1S V POWER (AGC/STC)
26 1A 1010 111 1 267 AF 10 001 Oil 213 89 + 10 V REFERENCE
27 18 1011 Ili 1 277 BF 10 001 100 M 8C do ALTITUDE
28 1C 1100 111 1 317 CF 10 001 101 215 8D AGC/MANUAL GAIN
29 1D 1101 111 1 331 OF 10 001 110 216 BE GAIN
30 lE 1110 111 1 3S7 EF 10 001 111 217 BF +15 V POWER (AGC/STC;



































(b) The other parameters are assigned arbitrary
addresses convenient for the ARL:UT software which reads and processes
the RPE data.
The 24 bits following the eight address bits are
latched from the RPE data bus. There are six sets of bus drivers, only
one of which is enabled (by UG8, according to bits 2, 3, and 4 of the
control PROM) at a time. The bus driver for UPPS data has been mentioned.
The others are (1) the IPP counter driver (UF3, UF4), (2) the frame
counter driver (UF5, UF6. UF7), (3) the mode driver (UD2, UD9, UD10),
(4) the status driver (U01, UHI), and (5) the auxiliary data driver (UE2,
UF2).
The IPP counter (UG2, UG3, UG4, UH2, UH3, UH4)
counts the number of cycles of the 2.07065 MHz radar clock that have
occurred between STC triggers. This number is latched Gn the rising edge
of each STC trigger pulse, about once every 750 Nsec. However, the IPP
counter number, like all RPE data values, is only recorded on the wide-
band tape once every RPE output cycle, every 10 msec. Since the STC
trigger is asynchronous with the RPE timing, occasionally the IPP number
will change while being latched into the out put shift register, resulting
in faulty IPF •eading. However, such an error should not occur more than
once every 2.7 Rein, or about six times during an entire wideband tape.
A frame number is recorded on the RPE track which
is used by tNe DRIE and the ARL:UT data reduction software to block off the
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video data into manageable segments. The frame counter (UGS, UG6, UG7,
UHS, UH6) on the PPE board increments with every eighth cycle of UPPS/
NERCAS data. This amounts to once every 80 msec, or approximately once
every 107 video data records (or once every 107 IPP's). The actual frame
number is arbitrary. The playback operator will not use the frame number
to identify the data; he will only use it to manage the data. Data iden-
tification and correlation with the optical recorder data may be accom-
plished using NERDAS time-of-day.
The mode data are the 15 bits of the operator
control settings along with the control valid bit, which are recorded as
one contiguous data word. The status data consist of a 5-bit count of
video overranges (from the interface board), the video valid and RPE
valid bits (from the video formatting board), the clock valid bit, and
a 4-bit count of word-by-word parity errors, all composed into one 12-bit
data word. The parity error counter is or the RPE board (UJI, UJ2, UJ3,
UH2). When the DDRS is in the 7-bit data precision mode, the circuit
counts the number of parity errors (in the 7 bit plus even parity video
data words) during each data record. The count accumulates for 10 msec
up to a maximum of 15 errors, at which count it holds until output to the
wideband tape. The clock validation circuit (UJ4, UJ5, UJ9, UJ1) tests
for an out-of-lock condition on the clock generator board. The clock
skew (CLKSKEW) signal from the clock generator board is an exclusive-NOR
of the two inputs to the phase comparator. A false level on this line
occurs during the time when the reference 2.07065 MHz signal and the syn-
thesized phase locked 2.07065 MHz are out of phase. The rising edge of
the clock to flip-flop UJ9, pin 12, occurs approximately 75 nsec after
the rising edge 2.07065 MHz synthesized clock. If at this point, in each
2.07065 MHz clock cycle, CLKSKEW is false, then the CLKVAL line goes
false and CLKINVAL to the cockpit goes true. One shot UJ4, pin 5,
stretches momentary losses of lock into 1 sec pulses on CLKINVAL.
The auxiliary data comes from the auxiliary data
conversion board as a serial data stream. The interface board generates
a signal (AUXCP) to clock the serial data into the auxiliary data shift
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register (UEi, UH7). The parallel outputs of this shift register
constitute the 12-bit auxiliary data word. Fifteen different analog
parameters are digitized, shifted into the auxiliary data shift register,
and output through the output shift register during each 10 msec RPE
cycle. Tdne RPE timing diagram (Fig. 13) shows the order in which the
auxiliary data are output. The order shown is determined by bits 5, 6,
7, and 8 of the control PROM (UE10). Data formats for all types of RPE
data are shown in Table III.
Included on the RPE formatting board is the
overrange alert one-shot (UJ4), which outputs a 1 sec ORALT pulse to the
cockpit when the MSB of the overrange counter (OR 4 ) goes true. This con-
dition will occur when about 30% of the video samples are in saturation.
(6) Interface Board (Dwg. No. 9)
Most of the circuitry on the interface board is
involved with logic level conversion, line receiving, and line driving.
Most ECL-TTL and TTL-ECL signal conversions in the DDRS take place on the
interface board. The ±5 V logic signals from the cockpit control panel
are converted to TTL and ECL levels here. Since Dwg. No. 9 clearly shows
the signal conversion circuitry, no further discu:sion of it is necessary
here.
However, there are a few control circuits included on
the interface board. These are (1) UPPS and auxiliary data timing, (2)
control validation, (3) overrange counting , and (4) parity checking.
The UPPS and auxiliary data timing circuit (U19, U20,
U21, U22, U27, U29) synthesizes the PCMR and PCCP signals required by the
RPE formatting board, as well as control and timing signals for the auxil-
iary data conversion board. U27 outputs the PCMR pulse when the first
strobe (time-of-day) of a data cycle from the UPPS occurs. The UPPS ad-
dress line receiver (U32) is currently wired to recognize an address of
0001 for the time-of-day st^abe, but for future requirements, these may
68
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be changed to recognize any time-of-day address by reversing the inverting
and noninverting inputs as required.
The PCCP signal has for its source either the UPPS
strobe or a 15 kHz square wave from U20, pin 13. Signal ROM  from the
RPE formatting board (the LSB of the control PROM on that board) deter-
mines the source: a false level selects the strobe by disabling counters
U19 and U20, while a true level selects the square wave by enabling the
counters and gating off the strobe at U4, pin 10. (An ECL inverter with
a wire OR connection followed by a ECL-TTL translator is used here because
of lack of space for another TTL NAND gate on the board.)
The AUXST signal commands the A/D converter in the
auxiliary data conversion board to start a conversion. It is a 2 usec
negative going pulse generated on the rising edge of the 15 kHz square
wave from U20, pin 13. The AUXCLK is the 0.96 MHz clock signal to the
A/D converter chip on the auxiliary data board. The timing of these
signals is shown in Fig. 13.
The control validation circuit (U16, U23, U24, U30,
U31, U36, U37, U43, U44) compares the four cockpit settings (delta RMIN,
sample interval, data precision, and radar mode) with preprogrammed valid
control setting in the PROM's U31 and U34. Appendix C, Sec. 1, outlines
the valid control settings as currently programmed, and Appendix C,
Sec. 2, is a printout of the actual numbers (in base 16) stored in the
PROM chips. Address counters U16, U23, and U24 count through the 2048
address location in the PROM's until one of the address locations is
reached which contains data that match the control switch setting. At
this time, the "equals" output of the 16-bit magnitude comparator (U30,
U36, U37, U43) at pin 6, U43, goes true. This stops the address counters
and turns off the CONTROL INVALID light in the cockpit.
The overrange counter circuit (U6, U7, U8, U14, U15)
counts the number of video samples during a 10 msec period for which either
the horizontal or the vertical video input circuitry was in saturation.
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It was found during the FLAMR program that an optimum
video level resulted in about 10% of the video samples being in satura-
tion. The overrange counter circuit counts up to a maximum 60% satura-
tion (at an IPP of 740 usec); the MSB goes high at 30% saturation and
causes the overrange alert (ORALT) light to turn on in the cockpit. The
lower the data precision is, the more video samples are produced in a
10 msec interval, and multiplexer U14 and counter U6 compensate to allow
the overrange count to accumulate to a greater number for the lower data
precisions.
Finally, as the video data are read from the memory,
U13 outputs a true level at pin 5 wherever the eight bits of the data
words do not have even parity. This signal (MEMPAR) is sent to the RPE
formatting board which, when the system is in the 7-bit mode, counts the
number of memory words which do not have even parity when read, as indi-
cated by MEMPAR.
(7) Auxiliary Data Conversion Board (Dwg. No. 10)
The main purpose of the auxiliary data conversion
board is to digitize do voltages corresponding to radar and environmental
parameters. It also interfaces the STC trigger and the radar mode signals
from the AGC/S TC processor with the DDRS.
Temperature transducer outputs from the DDRS and the
TEMP 4 transducer output on board the auxiliary data board are amplified
by quad operational amplifier U1. Since the auxiliary A/D converter (U9)
operates on an analog voltage range of 0 to +10 V, the negative polarity
of the temperature transducer outputs and the negative supply voltages
are inverted by U1 and U3.
Sixteen analog voltages (one of which is not currently
connected) are multiplexed through the analog multiplexers U4 and U5.
Each of the 16 voltages are sequentially selected by the control PROM on
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AUXADD3 ). The output of the multiplexers is buffered by part of U3 and
connected to the analog input of the A/D.
The interface board of the DDRS synthesizes the start
convert (AUXST) and the conversion clock (AUXCLK) signals to the auxiliary
A/D, as required by the A/D data sheet (Micro Networks MN5216). The
start conversion signal is delayed 33 usec by shift registers Ull and U12
to allow the multiplexer output buffer to slew between successive data
voltages. Control timing for the auxiliary A/D is shown in the RPE timing
diagram, Fig. 13.
Overtemperature comparator U13 senses the outputs of
the DDRS temperature transducers (TEMP 1 and TEMP 2). The comparator
output will go to a TTL low level when either of the transducers indicate
60°C or greater. This output (OVERTEMP) should be used to disconnect
power to the DDRS. The relay to remove DDRS power should be latching;
i.e., once triggered to remove power, it should have to be manually reset.
This is necessary because as soon as the DDRS is turned off, the OVERTEMP
signal will immediately go high again. If, at this time, the relay is
not latched off, power will be reconnected to the DDRS and OVERTEMP will
again go low, disconnecting power again, ad infinitum.
PP?C:EDIIVG PAGE BLANK NAT FILMED
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IV. OPERATION AND MAINTENANCE
A.	 Preflight Checkout Procedure
1. Test Equipment Required
oscilloscope, event counter
2. Video System Checkout
a.	 Connections required to test connector J103:
(1) VIDEO NRZ track 7 to the oscilloscope vertical input
(2) TRIGVID to the oscilloscope
(3) PARCHK to the event counter
(4) REF to the video inputs J108 and J109
b.	 Connect all other DDRS I/O connectors to their respective
pallet cables.
C.	 Double check connections and apply power.
d. From the control panel, switch the DDRS into the 4-bit data
precision mode and adjust the event counter sensitivity to show a rapid
count on the event counter.
e. From the control panel, switch the DDRS into the 7-bit mode.
The count rate should decrease to zero. If the count rate is still high,
decrease the counter sensitivity just until the counting stops and switch
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back to the 4-bit mode. The count rate should always be very high in the
4-bit mode. Now switch back to the 1-bit mode for further tests and reset
the event counter to zero.
f. Set the horizontal sweep rate on the oscilloscope to 1 usec/
div, and adjust the trigger sensitivity to display a stable digital wave-
form on the CRT. This waveform is the first part of the video data
record. The bit duration is 0.51 usec, or about 2 bits per horizontal
division. The first bit begins where the waveform first falls from a high
level to a low level. The first twelve bits in the record compose the
sync word and should always be 000111011011:
_10_00F,  1 1 0 1 1 0 1 1 --+ data words
Sync Word
First Bit
The rest of the record is composed of 128, 8-bit, serial 2's complement
data words, MSB (sign) first and parity bit last. The same word should
be repeated all 128 times. The value of this word depends on the refer-
ence voltage level connected to the video inputs from the test connector,
and is adjustable internally on board 6 of the DORS. Note that the
seventh bit of this word may toggle (on noise along with the eighth parity
bit). Check all eight tracks of video NRZ data for the same characteristic
waveform. This test may be more easily dune in the 4-bit mode, if the
toggling of the LSB and parity bits becomes too distracting.
g. Disconnect video inputs J108 and ,'109 and repeat step 6.
The value of the data word should be within 1 or ^ LSB's of all zeroes.
h. Check the event counter for zero parity errors for as long
as the system was in the 7-bit mode.
i.	 Check the eight Miller-encoded video data lines to the
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wideband tape recorder with an oscilloscope for a phase encoded square
•	 wave on each.
3.	 RPE System Checkout
a.	 Connections required to test connector J103:
(1) RPE NRZ to the oscilloscope vertical input
(2) TRIGRPE to the oscilloscope trigger input
(3) RPE TEST to ground
(4) AUX/UPPS to ground
b.	 Input a constant 24-bit word (DOD-23) from the UPPS MUX
output to the DDRS with a periodic strobe pulse from the UPPS STRB output.
(Repetition rate of the STRB pulse not to exceed 25 kHz.)
C.	 Set the horizontal sweep rate of the oscilloscope to 1.0 usec/
div and adjust the trigger sensitivity to obtain a stable waveform on the
CRT. Observe the waveform. The first eleven bits are the sync words,
00011101101, and the next eight bits are the "test" address bits,
01111010:
0 00FTTLO1 1 0 1 JO 1^1 1 1 0 7 data word
sync word	 address
The following 24-bit data word (MSB first) should be identical to the
24-bit word input from the UPPS. After that 24th bit of the data word will
be the record parity bit followed by filler ones.
d.	 Now disconnect the AUX/UPPS input on J103 from ground. Ob-
serve the scope waveform. The sync word should now be f flowed by a dif-
ferent 8-bit address, 10001010:
79
	000 1 1 1 0 1 10 1 1000	 0	 --. data word
sync word	 address
The 24-bit data word should be nominally
000000000000 1 0000000:
17-0  0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0JT-• f iller onesJ
24-bit data word	 Parity
The data word may vary several bits from its nominal value.
e.	 Check the Miller-encoded RPE data line to the wideband
tape recorder for a phase encoded square wave.
4.	 Disconnect J103 and reconnect the video lines from the optical
recorder. The DDRS is now ready for flight.
B. System Operation
After a successful preflight checkout, the system is ready for in-
flight operation. With the unit cabled up and installed in the pallet,
the operator has only to set the required sample interval, data precision,
and delta RMIN from the control panel. Once the pallet is powered up, and
the DDRS receives UPPS data and clock and STC signals, all the control
panel lights except "POWER ON" should go out. After this time, merely
connect voice and time code to the wideband recorder and start the recorder
when desirEl.
C. Adjustments
There are few internal adjustn.; . ,ts in the DDRS. Those most often
requiring attention are the trimmer potentiometers on the A/D board. Other
1
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adjustments rarely requiring attention are timing adjustments by jumper
wires on the clock generator board, the video A/D board, and the video
memory board.
The gain and 'bias potentiometer adjustments on the video A/D board
are explained in Sec. III.D. The gain adjustment should be set so that
the overrange alert (ORALT) light rarely, if ever, lights up. Otherwise,
adjust the gain for optimum image quality, which past experience has
shown to be about 10% overrange. The bias adjustment should be used to
compensate for an unwanted do offset in the video signals. There is also
an output reference potentiometer which may be adjusted to set a desirable
test voltage for preflight checkout of the video A/D subsystem (Sec. IV.A).
The best reference voltage is that which, after being digitized, produces
an easily recognized digital waveform on the video data recorder tracks.
The other internal adjustments are timing adjustments and involve
changing jumper wires. These jumpers select one of several taps on tapped
lumped-constant delay lines. There are four of these jumpers: one on the
clock generator board 9 (Dwg. No. 4) to delay the reset memory address
for write (ADW); one on the video A/D board 6 (Dwg. No. 5) to delay the
sample pulse to the vertical channel A/D with respect to the sample pulse
to the horizontal channel A/D; and finally, one on the video memory board 4
(Dwg. No. u) to set the width of the write-enable pulse (01) to the memory
chips- The current positions of these jumpers are shown in the drawings.
They shou+d not have to be repositioned except when a TRW A/D chip is
replaced, or perhaps as the TRW chips age and their propagation delay char-
acteristics change.
The object in setting the jumpers is to meet the memory chip (Fair-
child 10415A) requirements for write pulse width (14 nsec) and for stable
A/D data at the memory chip inputs throughout the time the WT signal is
low. To check timing, use a high speed oscilloscope (Tek 7834 or 485
recommended) preferably with a fast FET input active probe (Tek P6201 or
P62U2). Observe the data input (pin 15) and the WE input (pin 13) on a
10415A memory chip. With the system in the 7-bit mode and while digitizing
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a video signal (a sine wave is good), AID transitions at the Din pin
should be visible. Ensure that these transitions occur only when W^
is high. it is important to check every 10415A this way since propagation
delays to each chip are slightly different. Check the timing at 40 nsec
sampling intervals and also at 60 nsec sampling intervals. (Refer to
Fig. 10.)
If data transitions occur during a WT pulse, the timing of the WT
pulse must be changed. It can be advanced by decreasing the delay of
the MWRTCLK on the video AID board (currently set to 30 nsec) and it may
be retarded by increasing the same delay. Line 12 of Fig. '10 illustrates
this delay. If the data timing from one AI D channel is good, but the
timing of the other A/'D channel is off, the vertical AID may be
delayed with respect to the horizontal AID by using the other jumper on
the AID board. This requires the faster AID to be in socket U25 with the
slower in U26, and the TRW chips may need to be reversed.
It is not recommended that the }aE pul se width be changed ( by changing
the jumper on the video memory board). This width is currently set to
14 nsec (as shown in line 13 of Fig. 10).
The other timing adjustment involves the delay of the WW signal on
the clock generator board. This will not require adjustment unless the
MWRTCLK delay is decreased. Refer to Fig. 10, line 9. The ADW signal
(available on the memory board at U31, pin 5) must rise after the first
pulse of MWRTCLK (on memory board at U32, pin 15) in an IPP, but before
the second one. The delay is currently set at 50 nsec.
D.	 Maintenance
Symptoms and Causes - Corrective Action
1.	 RPE-INVALID lights up
Probable cause - no UPPS strobe or address
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2. `iDEO-INVALID lights up
Probable causes - no STC trigger
- no 2.07065 MHz clock
3. CLOCK-INVALID lights up
Probable causes - no 2.07065 MHz clock
- noisy clock signal
4. CONTROL-INVALID lights up
Probable cause - invalid control setting (will not disable DDRS)
5. OVERRANGE-ALERT lights up
P table cause - video A/D gain not properly adjusted
6. High parity error count (in 7-bit mode only)
Probable causes - MWRTCLK timing needs adjustment (Sec. IV.C)
- bad memory chip
The above symptoms will probably be most common and are fairly simple
to correct. If more serious problems develop, a complete understanding of
the DDRS circuitry and timinn will be required, and the drawings and tim-
ing diagrams of this docur:: -.L :will have to be studied thoroughly. It is
recorrmended that before a,,,, major surgery is performed, all connector pins
and sockets be checked (both on front panel I/O connectors and on internal
card cage connectors) and all power supply outputs be checked. The DDRS
circuitry is made up of reliable components; however, those most likely
to be the first to fail will be the more complex components: the TRW A/D
chips, the memory chips, and the power supplies.
It must be stressed that the key to reliability in the JDRS is in
maintaining as low an operating temperature as possible. The cooling fan
inside the unit will Delp in this regarc:, but even with the fan, the
interior DDRS temperature runs loor hotter than outside ambient temperature
at sea level. It is impo rtant that the power to the unit be disconnected
when the OVERTEMP line on the auxiliary data board goes low, and it is
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also recommended that close attention be given to the recorded values
for TEMP 1, TEMP 2, and TEMP 4 on the first data tapes.
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APPENDIX A
CRITICAL SPARES AND PARTS LIST
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VIDEO A/D BOARD NO. 6
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VIDEO FORMATTING BOARD NO. 11
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APPENDIX B
DIGITAL DATA RECORDING SYSTEM
ACCEPTANCE PROCEDURE
115	 ',^
DIGITAL DATA RECORDING SYSTEM
ACCEPTANCE PROCEDURE
STANDARD CONFIGURATION
1. Data precision - 7 bit
2. Sample Interval - 70 nsec
3. Range Delay - 2 usec
4. Ramp Function - 1 V pp
116
TEST 1. DATA PRECISION SELECTION	 /Y" "
1. Set Standard Configuration
a. Data Precision - 7 bit 	 $17'
b. Sample Interval - 70 neec 	 70 X/0 _I SEC
c. Range Delay 2 psec	 2 / O-1 EC
d. Ramp Function (1 Vpp) - '700  K NZ
2. Set and Record Identifying word in RPE Data
Identifier word set _	 4000
Identifier word observed	 O O O
3. Record and view data for 7-, 4-, and 2-bit precision 	 7 91 71—
4. On print out verify proper operation of the recorded signals.
List and Plot Amplitudes for near, mid, and far range bin.
Range Bin
	






TEST 1. DATA PRECISION SELECTION (Cont'd)
5. Verify Proper RPE Words
Observed
Data Precision	 7 ^^ r
Sample Intei al•	 ^6. yAio
Range Delay	 ^• 13 I, S^t.
Heading	 U





	 - S 7S
A3,r/rE













TEST 1. DATA PRECISION SELECTION
1. Set Standard Configuration
	 XW
a. Data Precision 4 bit
	 4 ffi7'
b. Sample Interval 70 neec
	 3
c. Range Delay 2 usec
d. Ramp Function (1 Vpp) -	 #5 0 Ae
2. Set and Record Identifying word in RPE Data






3. Record and view data for 7-, 4-, and 2-bit precision	 7-
4. On print out verify proper operation of the recorded signals.
List and Plot Amplitudes for near, mid, and far range bin.




TEST 1. DATA PRECISION SELECTION (Cont'd)
5. Verify Proper RPE Words
Observed
Data Precision	 _
Sample Interval	 70. $1 ASSOC












DDT$ Nesee^- Volt 5	 5'.09(
Negative Volt 2
	 - t . O)
	









TEST 1. DATA PRECISION SELECTION
1. Set Standard Configuration
a. Data Precision - 2 bit	 2 $1 r
b. Sample Interval - 70 nsec 	 `#
c. Range Delay 2 nsec
d. Ramp ,Function (1 Vpp) - .Z 2- 	 N
2. Set and Record Identifying word in RPE Data
Identifier word set s	 O 0 Z
Identifier word observed 	 D o Z-
3.  Record and view data for 7-, 4-, and 2-bit precision 	 L Bi7-
4. On print out verify proper operation of the recorded signals.
List and Plot Amplitudes for near, mid, and far range bin.
Range Bin	 Range Bin	 Range Bin
121
/- 50- 7f





Data Precision	 L d17-





Temp 1 Z9•1Z 'G
2 Zt.6 /
3 Al C.
a /9 • C
Negative Volt 5.7 — S. 75'
wes Pomegiotirge Volt S '► Ir. 01r
Negative Volt 2 -2.07
AVX	 Positive Volt 5 t #• 98
Negative Volt 15 - 1S•O:r
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PULSE NO. 1




Q _ Range Bins 32-63
	
4-bit data	 Vertical
-7-h t - _
	
X - 2-sit data	 Vertical
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FIGURE B-1








Pulse 1, Range Bins 16-31









DIGITAL RESPONSE OF DDRS TO TRIANGULAR WAVEFORM INPUT
124	 AE-80-111





Pulse 21, Range Bins 16-31
Arrows identify parity error indications
FIGURE B-3




TEST 2. SLANT RANGE SMIPLE INTERVAL
	
I-.so•7!
1. Set Standard Configuration a. 7-Blr b.	 c. All saG  d. R4NI° - Pit KNe





	 0 0 3	 ^&e




At SSG,	 A sac
4. Record and view data for 40, 50, 60, 70, 80, 90, and 100 nanosecond
sample interval
List and Plot Amplitudes for near, aid, and far range bin.
Range Bin
	 Range Bin	 Range Bin
4
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TEST 2. SLANT RANGE SAMPLE INTERVAL (Cont'd)





Sample Interval	 m 5FC












,V0.4M Negative Voltage 5	 t S"••^
Negative Voltage 2
IWX Positive Voltage 5	 t 900
Negative Voltage 15	 -/3'.05,
127
1-30-7?
TEST 2. SLANT RANGE SADDLE INTERVAL
1. Set Standard Configuration a. 7 Q/f b.	 c. Zz/ S6 9  d. AmA - 69 2 K N+t^
2. Set and Record Identifying Word in RPE Data
Identifier word set	 d O il
Identifier word observed 	 00 9(
3. Verify proper sample interval using scope
Selected Sample Interval 	 Observed Sample Interval
SL' rrc Sfc	 St . ^' wt She.
4. Record and view data for 40, 50, 60, 70, 80, 90, and 100 nanosecond
sample interval
List and Plot Amplitudes for near, mid, and far range bin.
Range Bin	 Range Bin	 Range Bin
TEST 2. SLANT RANGE SAMPLE INTERVAL (Cont'd)
	
-30'79
5. Verify proper RPE words
Observed
Data Precision	 7 Sir
Sample Interval _ S0 . 3/ .K Set
Range Delay
	 /• 93 u SEC
Heading
Temp 1







DDPS Ne%et*t Voltage 5	 of
Negative Voltage 2
	 - Z . o 7












TEST 2. SLANT RANGE SA T'LE INTERVAL
1. Set Standard Configuration a. 7 Sir b.	 c. Iu sfe d. &md ' 77i IrNL^
2. Set and Record Identifying Word in RPE Data
Identifier word set	 005'
Identifier word observed 	 00 so
3. Verify proper sample interval using scope
Selected Sample Interval 	 Observed Sample Interval
G0 "t set	 63 ,K set
4. Record and view data for 40, 50, 60, 70, 80, 90, and 100 nanosecond
sample interval
List and Plot Amplitudes for near, mid, and far range bin.
	
Range Bin	 Range Bin
130
TEST 2. SLANT RANGE SAMPLE INTERVAL (Cont'd)
1
•	 I
S. Verify proper RPE words
Observed
Data Precision	 7 6,,7
Sample Interval	 G0.37,a 50c i SL	 1
	
_	 Range Delay	 /.93 y sEc
Heading	 i
	






pj,k'03	 Voltage 5	 f S,Oj/
Negative Voltage 2	 - z.07




TEST 2 . SLANT RANGE SA111'LE INTERVAL	 1-30-7f
1. Set Standard Configuration a. 7 Sff b.	 c. ZJ$ft d.	 Np ' %ooKNt
2. Set and Record Identifying Word in RPE Data
Identifier word set	 00(o
Identifier word observed	 006	 J




70 *t s6c	 73.5.m Sdsz
4. Record and view data for 40, 50, 60, 70, 80, 90, and 100 nanosecond
sample interval
List and Plot Amplitudes for near, mid, and far range bin.








TEST 2. SLANT RANGE SAMPLE INTERVAL (Cont"d)
5. Verify proper RPE words
Observed
Data Precision	 7 BST
Sample Interval	 70. 0( m SEC
Range Delay	 1.93 At SfG
Heading
Temp 1	 17. 97 °C









	DACS Negattb3e Voltage 5	 t S.Of
Negative Voltage 2	 - Z-07
	
,qU X Positive Voltage 5	 t f. pr
Negative Voltage 15	 -15'.06
133
TEST 2. SLANT RANGE SA PLE INTERVAL
	
^.3p.79
1. Set Standard Configuration a. 8/r b.	 c. ^ d.	 lQ KN^
2. Set and Record Identifying Word in RPE Data










8o A sec	 30a
4. Record and view data for 40, 50, 60, 70, 80, 90, and 100 nanosecond
sample interval
List and Plot Amplitudes for near, mid, and far range bin.




TEST 2. SLANT RANGE SAMPLE INTERVAL (Cont'd)





Sample a.._erval	 d0,f? wM We









Negative Voltage 5.7	 ^ S.75'
^ ti TwEMRS !
	 Voltage 5
	 ts,0
Negative Voltage 2	 — Z,V?







TEST 2.	 S"NT RANGE SAXPLE INTERVAL
1. Set Standard Configuration a. 719/r b. ++, c. Z u	 d. IG1^P- IIS7,01
2. Set and Record Identifying Word in RYE Data
Identifier word set cog 
POPIdentifier word observed 009
3. Verify proper sample interval using scope
Selected Sample Interval Observed Sample Interval
90 At AFC 93 A see,
4. Record and view data for 40, 50, 60, 70, 80, 90, and 100 nanosecond
sample interval
List and Plot Amplitudes for near, mid, and far range bin.
Range Bin Range Bin Range Bin
136
.
TEST 2. SLANT RANGE SAMPLE INTERVAL . (Cont 'd)	 1-30-79
S. Verify proper RPE words
Observed
Data Precision	 7 e/t
Sample Interval	 To-sir ,t Sfc










DWS Negov ose Voltage 5 rS. ^ 3
Negative Voltage 2 'Z •^^
l^(Ja(	 Positive Voltage 5
Negative Voltage 15 - /5'•OG
137
sTEST 2. SLANT RANGE S92LE INTERVAL
1. Set Standard Configuration a. 7 b. 	 c. T^ saC d. 140A tdsKJ^^
2. Set and Record identifying Word in RPE Data
Identifier word set	 001
Identifier word observed 	 00 17







4. Record and view data for 40, 50, 60, 70, 80, 90, and 100 nanosecond
sample interval
List and Plot Amplitudes for near, aid, and far range bin.
Range Bin	 Range Bin	 Range Bin
138
TEST 2. SLANT RANGE SAMPLE INTERVAL (Cont'd) 
/-30-7f
5. Verify proper RPE words
Observed
Data Precision	 7 3^T
Sample Interval _ /so.(, 'm see-
Range Delay	 4 93 Al SEC.
Heading






Negative Voltage 5.7	 - 57,  7,S
)%S17,V0
	
D,(e.3 lbogatlft Voltage 5	 t 5,0^
Negative Voltage 2	 - V ,0 P
	4V X Positive Voltage 5	 t f,9f
Negative Voltage 15	 —15"04
139
TEST 3. RANGE DELAY TEST
1. Set Standard Configuration a. 7 81 r b. 70 MStt c.	 d. 44^+^'4WJ
2. Set and Record Identifying word in RPE data
Identifier word set	 0/0 ^d
Identifier word observed	 O/O
3. Verify proper range delay using scope.
l
:1
Selected Range Delay	 Observed Range Delay
Z	 sec,	 Z _u sec
4. Record and view data for 2, 30, 60, and 90 usec range delay
List and Plot Amplitudes for near, mid, and far Range bins.
Range Bin
	 Range Bin	 Range Bin
140
TEST 3.	 RANGE DELAY TEST
S.	 Verify proper RPE words.
•	 Observed a
Data (recision 7 6iT
.	 Sample Interval 70. It m SEC
Range Delay /• tS rise
Heading
Temp 1 LO .8e aC
2 L9..sz
3 AIC
4 20 , a8
Negative Volt 5.7 - S• 7-<
V
DOtS N	 Volt 5 -05-.00( 
Negative Volt 2 -2,01 




TEST 3. RANGE DELAY TEST
1. Set Standard Configuration a. 7 Err b. 70 ASk c.	 d. &#P '1MV/4
2. Set and Record Identifying word in RPE data
Identifier word set
Identifier word observed
3. Verify proper range delay using scope.
Selected Range Delay	 Observed Range Delay
30 ,1 SEC	 30'a 36c
4. Record and view data for 2, 30, 60, and 90 usec range delay





3TEST 3. RANGE DELAY TEST
	
^-30 79





74• it ,, see-
Range Delay	 L 8, 97 SF^
Heading
Temp 1
	 Zj, 70 ^C






	 - 5. 75"
/^S^7iL'F
DJWS, Nye Volt 5 _	 t S" O^
Negative Volt 2	 Z,0 7
fioN Positive Volt 5
	
t i. 9S,
Negative 15	 - /-5"0(0
143
TEST 3. RANGE DELAY TEST
1. Set Standard Configuration a• 7 80 b. 70,mW c.	 d. I&MA--94'°4"6







3. Verify proper range delay using scope.
Selected Range Delay	 Observed Range Dewy
ti0 v S6G	 60 SEA.
4. Record and view data for 2, 30, 60, and 90 usec range delay
List and Plot Amplitudes for near, mid, and far Range bins.
Range Bin
	 Range Bin	 Range Bin
IT
144
TEST 3. RANGE DELAY TEST
1_;0•I'




Data Precision	 7 Sir
Sample Interval	 70,9' .n Ssr-






Negative Volt 5.7	 - S• 7 !r
l^ihrrc
DDeS Nageodme Volt 5
Negative Volt 2	 - Z . O 9




TEST 3. RANGE DELAY TEST
	 /-30-7
	I. Set Standard Configuration a. 743/7' b. 70 At -We c.	 d.
2. Set and Record Identifying word in RPE data
Identifier word set
	 ^ 013	 C^
Identifier word observed	 013
3. Verify proper range delay using scope.
Selected Range Delay	 Observed Range Delay
90 s ,u SEC	 90 a sec
4. Record and view data for 2, 30, 60, and 90 usec range delay






TEST 3. RANGE DELAY TEST
	 /-3p-79





Sample Interval	 70- 11.4 sec.








Negative Volt 5.7	 "S. 7S
k^uirrv^
	
D0,e3 Nagattvoe Volt 5	 t 5'•0 y
Negative Volt 2	 ` Z•0 7
	
#90K Positive Volt 5	 '0 900




TEST 4. BAND WIDTH
	
1-30-79
1 • Standard Configuration a. 7 BiT b.
	 0 AA w c. Zd.








DRS output amplitude4, L V P-A
4. Using 15 MHz sine wave input observe and record DDRS output on scope 
3.d y P-P










V, L V P-P
4'.L V P-P




















O u'► O Ln	 N O N O
N	 r-r	 .-r	 O	 O	 O	 .^	 .-+ N
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MODE 1 DELAYS 02 - 48 EI 040 DP 7
.:MODE 2 DELAY$ 02 - " 8I 040 DP 7
MODE 1 DELAYS 0; - 21 91 040 DP 4
MODE 2 DELAYS 02 - 58 SI 040 DP 4
MODE 1 DELAYS 02 - 02 9I 040 DP •2
MODE 2 DELAYS 02 - 17 81 040 DP 2
MODE 1 DELAYS 02 - 02 SI 040 DP 1
MODE 2 DELAYD 02 - 02 SI 440 DP 1
MODE 1 DELAYS 02 - 44 SI 050 DP 7
MODE 2 DELAYS 02 - 74 8I 050 DP 7
MODE 1 DELAYS 02 - 19 SI 050 DP 4
MODE 2 DELAYS 02 - 4S SI 050 DP 4
MODE 1 DELAYS 02 - 02 ST 030 DP 2
MODE 2 DELAYS 02 — 02 SI 0S0 DN 2
MODE 1 DELAYS 02 — 38 SI 060 DP 7
MODE 2 DELAYS 02 — 68 SI 060 LP 7
MODE 1 DELAYS 02 — 07 SI 060 G? 4
MODE 2 DELAYS 02 — 38 SI 060 DP 4
MUDF. 1 DELAYS 02 — 02 SI 061.i nP
MUDE 2 DELAYS 02 — 02 9I 060 LP
MODE 1 DELAYS 02 — 33 SI 070 DP 7
MOLE 2 DELAYS 02 — 63 SI 070 BP 7
MCI+E 1 DEL AYS 02 — 02 3I 070 UP 4
MOPE 2 DELAYS 02 — 27 SI 070 DF 4
f4 GDE 1 DELAYS 02 — 01 SI 070 UP
MODE 2 DELAYS 02 — 02 SI 070 I,F 2
Mr)DE 1 DELAYS 02 — 29 -I 080 f•F 7
MOLE 2 DELAYS 02 — ;iS 31 OSO UP 7	 •
MODE 1 Dc'LA'•'S 32 — 02 91 080 Dp 4
MODE 2 DELAYS 02 — 17 3I 037 1;P. 4
MODE. 1 DELAYS 02 — 07 Si 080 DF 2
mor-E 2 DELAYS 02 — 02 SI 080 D? 2
MODE 1 DELAYS 02 — 23 Si 090 I'P -7
MODE 2 DELAYS 02 — 53 Si 090 DP 7
I	 MOPE 1 DELAYS 02 — 02 3I 090 O 4
MODE 2 DELAYS 02 — 07 S1 090 DF 4
MDDE 1 DELAYS 02 - 02 SI 040 DP 2
MODE 2 DELAYS 02 - 02 SI OYO DP 2
MGDE i DELAYS 02 - 1S SI 100 DP l
MOUE 2 DELAYS 02 - 48 SI 100 DP 7
MOVE 1 DELAYS 02 -- 1i:2 ^Z; 100 t;P 4
MODE 2 DELAYS 02 - 02 Si 100 DP 4
MODE 1 DELAYF 02 - 13 Si 110 DP 7
MODE -- DELAYS 02 - 43 SI 110 D? 7
MODE i DELAYS 02 - 02 SI 110 DP 4
M011E 2 DELAYS 02 - 02 SI 110 DP 4
MODE 1 I-ELA'i S 02 - ob s 120 s ;P 7
MODE 2 DE I .A S 0': — 38 SI 120 Ii? 1
MOUF I ZELAYS 02 — 02 cif 120 bP 4
MODE 2 DELAYS 02 — 02 S! 120 LP 4'
MOVE 1 DELAYS 02 — 02 `.iI 130 D I' 7
MODE 2 DELAYS 02 — 33 SI 130 DP 7
r.s4,r.E ± ;:rl_ , •; f3 02 02 SI 130 nP 4
m 04 D DLL O'S
_
0" 1 130 1 4
i1O: = 1 DEL AY' = 0;	 - G^ SI 140 UP 7
1"WE 2 DELA'i "i 02 — 28 '	 i 140 . OF i
MODE i DFLA Y S 0	 — O2 ST IAO PP 4
11GD_ 2 DELAYS 0: — 02 `21 140 Dr 4
lWi't 1 prl ; 12	 - 02 S'! 15,: AF•
POLE 2 DELA S C2 — 21 R.[ 150 vp
i r OP 1 DELAYS U'' 43 S r i:*)J OP 4
MOD- 2 DELA'l y 02 — 02 SI 1:J0 VIP s
MADE
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F10K VOLTAGE COMPENSATED ECL SERIES
GENERAL USCRIPTION — Fairchild F10K Series Emitter
Coupled Logic (ECL) circuits are high speed, low power logic
elements intended for use in high speed systems such as
central processors, memory controllers, peripheral equipment,
instrumentation and digital communication systems.
F10,000 ECL is designed to be fully compatible with con.
ventional 10,000 ECL and has the same pan numbers,
functions, pinouts, temperature behavior, test methods, propa-
gation delay limits and signal voltages.
F10K circuits employ Emitter Coupled Logic to achieve typi•
cal power levels of 25 mW%pate. The nominal power supply
is specified as VEE equal to -5.2 V. All devices. however, may
be operated over V E E ranges of -4.7 to -6.2 V with negligible
loss of noise immunity. Some SSI gates may be operated over
a VEE tongs of -3 5 to -6 2 V, again with a negligible loss of
noise immunity, due to the built-in voltage regulator.
In accordance with standard IC practice, F10K devices are
specified over 0°C to • 75°C temperature range However,
limits ensure that the F 1 QX series is fully compatible with
other 10.000 oevices spec I over a -30°C to •85 °C ambient
tempe;ature range
High input impedance (typically 50 kn) and open outputs
allow effect!ve usage of series or parallel terminated line tech.
niques and large numbers of OR•ties
• Very high speed . . . typically 2 no per gate.
• Low power dissipation . . . typically 25 mW per gate.
• Voltage compensated . . . noise margin insensitive to
power supply variations and transients, relaxed power
supply requirements.
• lntemal 60 k n (nominal) input pull down resistors . .
unused inputs may be left open.
• Open emitter-follower outputs drive terminated IMM.
• Separate VCC leads oNminate noise coupling.
• Single VEE power supply - .. -4.7 to -6.2 V.
• Wired-OR capability.
• Complementary, simultaneous outputs.
• Fully compatible with other 10,000 sense ECL.
RECOMMENDED OPERATING AND TEST CONDITIONS
— The Fairchild F10K  series is designed to operate in a system
whose ambient temperature is controlled by moving air or
equivalent means The ambient temperature may be any
-.ialue between 0°C and •75°C, but the temperature gradient
between the devices must be at a minimum to conserve noise
immunity The Fairchild F10K devices are designed to meet
the specified do characteristics when a thermal equilibrium
has been established. Tne circuit is in a test socket or mounted
on a printed circuit board and transverse air flow greater
than 500 linear fpm is maintained Outputs are terminated
through a 50 n resistor to -2.0 V.
The Fairchild F10K series operates with a system power sup.
Ply VEE between -4 7 and -6 2 V Detailed test specific&•
tions are for nominal V EE = -5 2 V.
A13SOLUTE MAXIMUM RATINGS
(Non operating, above which useful life may be impaired)
Storage Temperature -6500 to • 150°C
Junction Temperature •150 °C
Supply Voltage VEE (Continuous) -8 V
Input Voltage Grid to VEE
Output Current -50 mA
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FAIRCHILD ECL. DATA SHEET a F1 OK SERIES
FUNCTIONAL DESCRIPTION
F10K offers many high speed system design advantages.
Nigh speed is achieved by using small, low aspaelanoe
device geometries and operstinti the transistors betwaM
the active and off modes. thereby svobing saturation. The
basic ECL gate is shown in fipw• 1.
If the input voltages are more negat:va then'VSS, 01 and
02 are cLu off and 03 conducts, holomg the collector of
03 LOW. If either Input is more positive then VSS, 01
or 02 will conduct and 03 will be co off, raising its
collector voltage. Since one or more transistors are always
conducting, there is a constant current drain, independent
of frequency +which eliminates sharp switching transients
and frequency dependent power dissipation effects. The
outpuu of the circuit are sminer•followers. G4 and 05.
They provide low Impedance drive to terminated linos and
voltage Wfting to levels compatible with the inputs. The
basic gate simultaneously performs the positive "Ic OR
and NOR functions, providing both true and complement
outputs within a single gate delay period. The outputs of
several gates may be tied to provide a wirsd•OR function.
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NOTE Va l • 1 NOTE VCC1 ' 1





























2 n (4.5.6 )17. 9 . 101(10 . 11 + 121113 • 14. 15)
3 • (4 . 5 . 6)17 . 9 . 101(10 . 11 • 12)(13 . 14 . 15)
170
DC CHARACTERISTICS: VEE _ -5.2 V. VCC n GNO F10101 • F10102 a F10103 • F10105 a F10106
F10107 • F10109 • F10110 • F10111
SWITCHING CHARACTERISTICS: V EE	 25°C	 F10101 a F10102 a F10103 a F10105 a F10106 a F10109_ -5.2 V. TA =
SYMBOL CHARACTERISTIC LIMITS UNITS CONDITIONS
E TYP A
tPLH Propagation Delay , LOW to HIGH 1 0 2 0 2 9 ns
tPHL Propagation Delay . HIGH to LOW 1.0 2.0 2.9 ns
tTLH Output Transition Time 1.5 2.2 3.3 ns
LOW to HIGH 120% to 80%)
ITHL	 Output Transition Time 1.5	 2.2	 3.3	 ns
HIGH to LOW (80% to 20%)
LIMITS
SYMBOL CHARACTERISTIC UNITS TA CONDITIONS9 TYP A
V0H O^^tout Voltage HIGH -1000 4140 mV 0°C
-980 -810 26°C
-900 -720 75°C VIN = VIHA a VILB
per Logic Function
VOL Output Voltage LOW -1870 -1665 mV 0°C
-1850 -1650 25°C
-1830 -1625 75°C Loading is
5011 to -2.0 V
VOHC Output Voltage N';;H -1020 mV 0°C
-980 25°C
-920 75°C VIN = VIHB or VILA
per Logic Function
VOLC Output Voltage LOW -1645 mV 0°C
-1630 25°C
-1605 75°C
VlH Input Voltage HIGH -1145 -840 mV O°C Guaranteed Input Voltage HIGH for
-1105 -810 25°C All Inputs
-1045 -720 75°C
VlL Input Voltage LOW -1870 -1490 mV O°C: Guaranteed Input Voltage LOW for
-1850 -1475 25°C All Inputs
-1830 -1450 75°C
IlH Input Current HIGH 265 µA 25°C V I-4 = VIHA
F10101 Lead 12 550
F 10107 lead: 5.7,15 220
F10110 All Inputs 435
F10111 All Inputs 435
I ll Input Current LOW 0,; yA 25°C V IN = VILB
I EE Power supply	 F10101 -26 -20 mA 25°C Inputs and Outputs Open
Current	 F10102 -26 -20
.F10103 -26 -20









L  qnd L Z • epusl length 50f1 impedance Ines
Il i • so 
	
term matron of scope
CL • Jig and sway capacitance < 5 0 pF
Decoupl - ng 0 1 V F from gnd to V EE and VCC
Jig sat up withno circuit under lost
CC ' • J2y?.V	
..20V
EE
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IPLH Propagation Delay. LOW to HIGH 1.1 2.4 3.7 no
See Figure 1
tPHL Propagation Delay. HIGH to LOW 1.1 2.4 3.7 no
ITLH Output Transition Time
LOW to HIGH 120% to SO%)
1.5 2.5 3.5 no
tTHL Output Transition Time
HIGH to LOW 180% to 20%)
1.5 2.5 3.6 1	 ns
SWITCHING CHARACTERISTICS: V EE a -5.2 V. TA 2 250C F10110 a F10111
SYMBOL CHARACTERISTIC LIMITS UNITS CONDITIONS
8 TYP A
tPLH Propagation Delay. LOW to HIGH 1.4 2.4 3.5 nt
See Figure 1
tPHL Propagation Delay. HIGH to LOW 1.4 2.4 35 ns
ITLH Output Transition Time
LOW to HIGH 120% to 80%)
1.5 2.2 3.5 its
tTHL Output Transttton Time
HIGH to LOW 180% to 20%)
?.5 2.2 3.5 ns
SWITCHING CIRCUIT AND WAVEFORMS
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BCD DECADE COUNTER/4-BIT BINARY COUNTER
GENERAL DESCRIPTION — The F10010 is a high speed synchronous, preslettable,
cascadable BCD Decade Counter and the F10016 is a high &plead synchronous, pre•
settable, cascadabie 4-Bit Binary Counter. They are multifunction MSI building blocks
useful for a large number of counting, digital integration, and conversion applications.
Up to nine devices can be cascaded with no speed degradation using standard 10K
gates. A multidecade synchronous counter up to 150 MHz can be built. Typical count
frequency is 200 MHz.
Features include assertion inputs and outputs on each of the four master/slave counting
flip-flops. Terminal count is generated internally in a manner that allows synchronous
loading at nearly the speed of the basic counter.
Both devices are packaged in hermetic ceramic 16-lead Dual In-Line packages and are
specified for operation over the temperature range O°C to 75°C.
• HIGH SPEED COUNT . . . 200 MHz TYPICAL COUNT FREQUENCY
• INTERNAL COUNT ENABLE — FOR HIGHEST SPEED EXPANSION
• ASYNCHRONOUS MASTER RESET
• son DRIVE CAPABILITY
• WIRED-OR CAPABILITY
• SEPARATE VCC LEADS — ELIMINATE NOISE COUPLING
• INTERNAL 50 k n INPUT PULL DOWNS
• SINGLE -5.2 V POWER SUPPLY
LEAD NAMES
9 Parallel Load Er.abie (Active LOWI
Pn Parallel Inputs
CID Clock input (Clocks on Positive Transition)
a Count Enable (LOW to Count)
MR Master R-y set (HIGH Forces all 0 Outputs LOW)
T2` Terminal Count (10010. LOW at HLLH. 10016 LOW at HHHH)
O n Counter Outputs
173
FAIRCHILD ECL DATA SHEET • F10010 a F1 001 d
LOGIC DIAGRAM F10016
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0 • LEAD NUMSE11 s
Note that into diagram is provided lot understanding of logse operation only. It should not be used for evaluation of propagation
delays as many gate functions are acweved ~nosy without incurring a full gate dally.
FUNCTIONAL DESCRIPTION — The F1O010 is a high speed BCD Decade Counter and the F10016 is a high speed
Binary Counter. The four master/slave flip-flops are fully synchronous and are driven in parallel through a clock driver.
The masters are loaded during the LOW period of the clock pulse. During the LOW to HIGH transition of the clock. the
master is disabled from the input and data is transferred to the slaves and then to the outputs. When the clock is HIGH.
the masters are inhibited from changing and the master/slave data path remains open. During the HIGH to LOW transi-
tion of the clock, the master/slave data path is inhibited, followed by the enabling of the masters for the acceptance of in-
puts from the counting logic. parallel entry, or count hold logic.
The Terminal Count (TZ) is generated at count 9 (HLLH) on the 10010 and at count 1 G (HHHH) on the 10016.
The TZ output is available simultaneously with the CI outputs through the use of unique lookshead logic and a fifth slave
which is loaded during the LOW portion of the clock cycle. This feature, in conjunction with the triggered Count Enable
(CE) and the Parallel Enable )R) select the mode of operation oil in the table below. The status of these control
lines is sampled only during the LOW to HIGH transition of the clock.
The Master Reset (MR) function is asynchronous. When HIGH, it overrides all other commands and forces all Ct outputs





H	 L	 L	 Load Parallel (Pte to fin) N • HIGH Voltage LewI
L	 H	 L	 Count X • Don't Care
H	 H	 L	 Hold J • Clock Pulse (LOW to HIGH)
1 • Clods Pulse (HIGH to LOW)






NOTE The 10010 can be preset to any rate, but win not count beyond S I HLLH► if preset to state 10. 11, 12.13. 14 or 15,. it will
return to its normal sequence within two clock pulses
l`F	 ^




X X L Masten Respond. Slots Hold
	
=	 TZr = 
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FAIRCHILD ECL DATA SHEET • F10010 • F10016
DC CPARACTERISTICS: VEE • -5.2 V, VCC a ONO
LIBSYM80L CHARACTERISTIC UNITS TA CONDITIONSS A
VOH Output Voltage HIGH -1000 -540 mV Oet,
-960 -510 26eC
-900 -720 1 756C VIN ' VIHA or VILE
per Truth ToWVOL Output Voltage LOW -1070 -1686 mV O`C
-1650 -1650 250C
-1630 -1625 76eC Loading is
60n to -2.0 V
VOHC Output Voltage HIGH -1020 mV O`C
-980 25'C
-920 7500 VIN	 VIHB Of VILA
per Truth Table
VOLC Output Voltage LOW -1645 mV 0°C
-1630 25eC
-1605 75°C
VIH Input Voltage HIGH -1145 4840 mV 0'C Guaranteed Input Voltage HIGH for
-1105 -810 25°C All Inputs
-1045 -720 75°C
VIL Input Voltage LOW -1870 -1490 mV O'C Guaranteed Input Voltage LOW for
-1850 -1475 25°C All Inputs
-1830 -1450 75°C
I IH Input Current HIGH 265 pA 25°C VIN ` VIHA
MR (Lead 12) 700
'It. Input Current LOW 0.5 MA 25°C I VIN ' VILS
IEE Power Supply Current -115 -80 mA 25°C Outputs Open, Lead 12 Tied to VIH
SWITCHING CHARACTERISTICS. V EE 
_ -5.2 V. TA = 25°C. VCC = GNO
SYMBOL CHARACTERISTIC LIMITS UNITS CONDITIONS
B TYP A
(count Count Frequency 140 200 MHz See Figure 1
tPLH Propagation Delay 20 36 50 ns
Clock to Output (O n or TC)
See Figure 2
tPHL Propagation Delay 20 18 5.0 ns
Clock to Output (O n or TC)
1 PHL Propagation Delay 4.0 no See Figure 3
Master Reset to Output
tTLH Output Transition Time 1.3 25 3.3 no
LOW to HIGH (20% to 80%)
See Figure 2
tTHL Output Transition Time 1.3 25 3 3 no
HIGH to LOW (80 x6 to 20%)
I w Clock Pulse Width 2.3 no See Figure 2
tw MR Pulse Width 28 ns See Figure 3
is Set Up Time Prior toiClock 20 no
Fin to CP
I h Hold Time After Clock 1 0 no
Fin to CP
i s Set Up Time Prior to Clock 25 ns
PE or CE to CP
ih Hold Time After Clock 05 no
PE or CE to CP
175
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SWITCHING CIRCUIT$ AND WAVEFORMS






,ter • 0 10016
	 u
	
roar • R ►00 $WIG	 I ►^ -•^r
	L  and L 22 • equal length SOn unpaGance lines
	 Oacoupltrp 0 1 yF from gnd to V EE and VCC
A T • 50( termination of scope
	 VCCI VCCC2 ' 20V
C L • J,g and $fra y capautanca < S 0 pF	 VEE • '3 2 V
Fig. 1. Maximum Count FreQwney
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DESCRIPTION —The F10115 and F10116 are differential amplifiers with low im•
pedance emitter-follower outputs. An internal reference supply (VBB) is available for
added versatility. Active current sources provide improved common mode refection.
The F10115 is a Quad line receiver with single ended outputs. The F10116 is a triple
line receiver with complementary outputs. The devices are voltage compensated and
are fully compatible with other 10,000 series devices. The line receivers are used pri-
marily to receive data from 4alanced twisted pair lines, however, with appropriate con-
nections and feedback, they may operate as Schmitt triggers, high speed comparators.
oscillators, or broadband amplifiers.
TRUTH TABLES
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IP^H	 Propagation Delay. 'LOW to HIGH 	 1 0
	 2 9	 no
IPHL	 Propagation Delay HIGH to LOW	 1 0	 2 9	 no
ITLH	 Output Transition Time	 1 5	 3 3	 ns
LOW w HIGH 120% to 80%)
ITHL
	
Output Transition Time	 1 5	 3 3	 ns
HIGH to LOW 180% to 20%)
8YMS0L CHARACTERISTIC UNITS TA C0NOIT10NS, TYP A
VOH Output Vol" HIGH -1000 -840 mV 0•C
-900 -510 26`C
-900 -720 76•C VIN • VIHA OfV^
Par Truth TWA*VOL Output Voltagea LOW -1870 -1608 mV p•C
-1850 -lobo 286C
-0,83 -1625 7a•c LoadingLoading,,
son  to -2.0 vVOHC Output Voltage HIGH -1020 mV 0•C
-980 28•C
-920 78•C VIN ' VIH6 w VILA
per Truth TaWa
vOLC Output Voltage LOW -1648 mV 0•C
-1030 28•C
-1608 78•C
VIH Input Voltage HIGH -1146 -840 mV 00C GuareneMd Input Volta"HIGH for
-1105 -e,o 286c All
-720 780C
VIL Input Voltage LOW -1870 -1490 mV 0•C GwrantttrW Input Voolta"ta 	 LOW for
-1850 -1475 25°C All Inputs
-1830 -1150 756C
I IH Input Current HIGH 95 yA 25°C VIN • VIHA	 ---
ICBO Input Collector - Base -1.0 NA 25•C VIN n -6.2 V
Leakage Curren)
I EE Power S,Jpply (10115 -26 -16 mA 25 9 C Lands 4,7,10.13 • VIA,
Current Leads 6.4.11,12 n VBA
F10118 -21 -14 tnA 25°C Leads 4,9.12 • VIA,
Leads b,10.13 n V8e















a SC.l resistor t.) ground
one input from Math p11e mY{I ee
I	
tied to VS8 during testing
I
L3t l	 Lt. l2, and	 ^ • equal length
bon imp.nt.l,n.W	 e
AT • 60n lermtnal'On Of Scope
FAIRCHILD ECL DATA SHEET • F10115 • F10116
(WITCHING CIRCUIT AND WAVEFORMS
vat -ral••IIV





























Voltage Gain 35 50 Go V/V
Bandwidth 60 MHz
Input Resistance 4 6 len
•.,put Capacitance 3 pF







Common Mode Rejection Ratio BU d8
Supply Voltage Rejection Ratio 35 dB
Output Voltage Swing 040 Vpp
Output SOWce CJrrenl 60 mA








r_ I^ I O W K r • rti
FAIRCHILD ECL DATA SHEET a F10115 a F10116
A line receiver is shown in Figure 2. The line is normally terminated in its characteristic impedance (typically 100 0 ) and
output pull down resistors (typically 510 R ) are used. The voltage across that terminating resistor VT may be calculated
as follows:
VT , (VEE - VOH ) RT
RE' RT' RUNE
Where VOH
 is the output voltage HIGH of the driving pate, R UNE is the resistance and RT is the terminating resistor. With
typicsl values. VT is (320 mV. The lint receivers nave a minimum differelttial input voltage gain of 7 V/V allowing very long
twisted pairs to be driven. The lint receivers employ active current sources which allow them to reject common mode in•
puts between -0.55 and -3 V.
Information transfer is often organized with a data but approach, where many sources may input and receive date on a
common bus as Illustrated in Figure 3. This configuration is a special case of wired -OR and the line receiver inputs art
essentially single ended which reduces worst case voltage gain to 3.5 V/V. In practice it is possible to transmit data at rates
in excels of 100 Mliz over but lengths of 10 feet, having 10 or more receivers and transmitters on the line.
Twisted poor differential lone$ are recommended for clock distribution since clock skew may be balanced by adjusting line
lengths. Propagation time Is approximately 1 no per eight inches of line.
TWISTED-PAIR CONNECTIONS
rM
Differential Transmission and Reception
	
Sackplane Data Sus
PARAMETERS FOR LINEAR APPLICATIONS
VEE • -5 2 V. V CC . GNO. TA n 25°C
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F10124
QUAD TTL TO ECL TRANSLATOR
DESCR!PTION — The F10124 is a Quad T;analstor, designed to cswlvert TTL logic
levels to I OK ECL logic levels. The Inputs are compatible with standard or with Schottky
TTL. A Common Enable input IECI. when LOW. holds all inverting outputs HIGH and
holds all True outputs LOW. The differential outputs allow each circuit to be used as an
inverting/non-inverting translator or as a differential line driver. The output levels are
voltage compensated.
When the clrcuil is used in the differential mode, the F10124, due to its high common
mode rejection, overcomes voltage gradients between the TTL and ECL ground systems.










Logic EQuata+ts	 4* 596
LIMITS
SYMBOL CHARACTERISTIC UNITS TA CONDITIONS
B TYP A
VOH Output Voltage HIGH -1000. -840 mV Dec -
-960 -910 250C
-900 -720 75°C. VIN "4.0 V or
VOL
•0.4 V per
Output Voltage LOW -1870 -1666 my 0°C
-1850 -1650 25°C Logic Function
-1830 -1625 75°C Loading is
60n to -2.0 V
VOHC Output Voltage HIGH -1020 mV 0°C
-980 25°C
-920 75°C I VrN • VIH8 or VILA
VOLC
per Logic FunctionOutput Voluoe LOW -10345 mV D°C
-1630 2S°C
-1605 76°C
V IH Input Voltage 41GH 41 9 so V 0°C Guaranteed Input Voltage HIGH
.1 8 50 26°C for All Inputs
•18 5.0 75°C
Input Vo l t. - : LOWVIL 0 0.1 V DOC Guaranteed Input Voltage LOW
0 •1.1 26°C for All Inputs
0 -095 75°C
VCD Clamp Input Voltage -1 5 V 25°C I IN - -10 mA
V8 D Input Breakdown Voltage •5 5 V 75oc I IN = •1 0 mA. Other Inputs VIN = GND
IIN I	 Input Current HIGH 50 VA 25°C VIN . • 2 4 V, E C V IN - -0 4 V
IIHX Input Current HIGH E C 200 pA 25°C E C V IN - • 2 4 V, All Other
Inputs VIN n •0 4 V
IILX Input Current LOW E C -125 rnA 25°C EC VIN - -0 4 V, All Other
Inputs V IN • •4 0 V
111. Cwr ,!nt LOW -32 rnA 25 o C VIN = -IJ 4 V. E C VIN s •4 0 V
IEE Power Supply Current -34 -2E rnA 251C Inputs ar.1 Outputs Open
ICCH Power Supply Current •13 •16 mA 25°C All Inputs V IN • •40 V
ICCL Power Supp ly Current •18 •26 mA 25`C I All Inputs V IN n GND
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FAIRCHILD ECL DATA SHEET • F10124
6WITCMING CMARACTERIMCIII: Va t
 a •6.2 V. Vrr a •6.0 V. TA, n 260C
61rME0L CMAIUCTERI6TIC Liman UNIT$ CONDITIONS
• TY► A
tRM homat :Yr. Dowy, 1.0 2.0 6.0 nil
LOW to HIGH
1 PHL Proo"atfon Detay. 1.0 30 6.0 ns
MGM to LOW
\tTLM Output Transition Time 1.6 2.6 2.6 no
LOW to MIGM 120% to 60%!
ITK Output Tranattron Time 1.6 2.6 2.6 no
MGM to LOW (60% to 20%)















vrt	 > i Y	 .20.
NOTES
Contact unused outputs mroustt son merstor to oround
I t L 2 and L 3 ere •Quill largos of SU(I lmpadanca 11^96
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QUAD ECL TO TTL TRANSLATOR
i^
DESCRIPTION —The F10125 is a 0 ­ ad Translator for converting F10K logic levels to
M logic levels. Differential inputs allow each circuit to be used as an inverting, non-
inverting or as a differential line receiver. An internal reference voltage generator
pruvidimis VB B on lead 1 for - ngle-ended operation or for use in Schmitt trigger applica-
tions. The outputs, which \..ill go LOW when the inputs are left unconnected, have a fan
out of 10 Schottky TTL loads.
When used in the differential mode, the inputs have a common mode refection of +1 V



























VBB	 I	 H	 L
'Undetermined
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FAIRCHILD ECL DATA SHEET a F1 0125
OC CHARACTERISTICS: VEE a -5.2 V. VCC a GNO
LIMITSSYMBOL CHARACTERISTIC UNITS TA CONDITIONSB TYP A
VOH Output Voltage HIGH +2.5 V O`C
+2.5 25aC
+2.5 75-C VIN a VIHA W VIL.S




VOHC Output Voltage HIGH +2.5 V 0°C +20 mA VOL
+2.5 25aC
+2.5 75°C VIN - VINO Of VILA
per Truth TableVOLC Output Voltage LOW +0.5 V O°C
+0.5 25eC
+0.5 75-C
VIH Input Voltage HIGH -1145 4140 mV O'C Guaranteed Input Voltage HIGH for
-1105 -810 26eC All inputs
-1045 -720 75eC
VIL Input Voltage LOW -1870 -1490 mV 0°C Guaranteed Input Voltage LOW for
-1850 -1475 250C All Inputs
-1830 -1450 75°C
VIHH Common Mode Rejection +0.160 V O°C
Input Voltage HIGH +1.0 V +0,190 25°C
+0.280 750C
VILH Common Mode Rejection -.0870 V 0°C




0°CVIHL Common Mode Rejection
Input Voltage HIGH -1.0 V -1.810 25°C
-1.720 75°C
VILL Common Mode Rejection -2.870 V O°C
Input Voltage LOW -1.0 V -2850 25°C
-2.830 75°C
V88 Reference Voltage -1380 -1250 mV O°C VIN ` VILB
-1350 -1230 25°C
- 1 305 -1165 75°C
IC8O Input Leakage Current -1.0 pA 25°C VIN ` VEE Note 1
I IH Input, Current HIGH 115 NA 25°C VIN - VIHA Note 1
IOS Short Circuit Current -100 -40 mA 25°C VIN - GNO No:s 2
r'—m-veIEF^	 Power Supply -40 mA 25°C Inputs and Outputs Open
1 -	 •-i Power Supply
_
52 mA 25°C VIN - VIHA Note 3	 --r
ICCL	 t	 Positive Power Supply1
39 mA 1	 25^C VIN = VILS Note 3
_
NOTES
1 Complementary lnout - VBe
One Output at a Tana
3 Lead 2. 6. 10. 14 - VIN.








FAIRCHILD ECL DATA SHEET at F10125
SWITCHING CHARACTERISTICS: V EE a -5.2 V. TA n 250C
SYMBOL CHARACTERISTIC LIMITS UNITS CONDITIONSB TYP A
IPLH Propagation Delay. 1.0 0.0 ns
LOW to HIGH
tPHL Propagation Delay, 1.0 6.0 ns
HIGH to LOW
tTLH Output Transition Time 3.3 ns
1.0'Jto2.0V
tTHL Output Transition Time 3.3 ns
2.0 V to 1.0 V




5011 termination to grour d lc
cated in each scope channel input
All input and output cnt lea to the
scope are souai length• of 5013
coaual cable Wire lenglN should
be <1 / ♦ inch from TPIN to input
lead and TPOUT to output load
CL _ 25 pF. including test future
One input from each pate must be Iliad to V88













HIGH SPEED DUAL D FLIP-FLOP 	 .t
DESCRIPTION — The F10131 contains two master/slave D•type flip-flops. The in-
ternal clock is the OR of two clock inputs, one common to both flip-flops. The OR clock
permits the use of one input as a clock pulse and the other as an active LOW enable.
While the clock is LOW, the slave is held steady and the information on the D input is
permitted to enter the master. The next transition from LOW to HIGH locks the master
in its present state making it insensitive to the D input. This transition simultaneously
connects the slave to the master causing the new information to appear on the outputs.
Master and slave clock thresholds are internally offset in opposite directions to avoid
race conditions or simultaneous master/slave changes when the clock has slow rise or
fall times.
Each flip-flop has separate set and clear inputs which asynchronously determine the
state of the output independent of the clock levels. Note that the output voltage levels
of a flip-flop are unpredictable if both set and clear signals are HIGH.
LEAD NAMES
O n 	Data Input to Mister
CPn 	Clock Input
CPC 	Common Clock Input
On	 Output
On	 Complement Output
S D	 Set Direct Input













SD = C D = LOW











Note thai this diagram H provided for understanding of logic operation only It should not
ba used for evaluation of propagation delays. as many gate functions are achieved inter
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tA1M::MILU t:CL UAIA SHEbT • F10131
DC CHARACTERISTICS: V EE --5.2 V. VCC n GNO
LIMITS
SYMBOL CHARACTERISTIC UNITS CONDITIONS
B TYP A
VOH Output Voltage HIGH -1000 -840 mV 06C
-960 -810 259C
-900 -720 75-C VIN - VIHA or VIL
W Truth Table
VOL Output Voltage LOW -1870 -1665 mV D-C
-1850 -1650 250C
-1830 -1625 75-C' Loading Is
50(1 to -2.0 V
VOHC Output Voltage HIGH -1020 mV O-C
-980 25-C
-920 750C VIN ` VIHB or VILA
per Truth Table
VOLC Output Voltage LOW -1645 mV 06C
-1630 25-C
-1605 75-C
VIH Input Voltage HIGH -1145 -840 mV O-C Guaranteed Input Voltage HIGH for
-1105 410 250C All Inputs
-1045 -720 750C
VIL Input Voltage LOW -1870 -1490 mV O-C Guaranteed Input Voltage LOW for
-1850 -1475 25°C All Inputs
-1830 -1450 75°C




S O 6 CD 330
I IL Input Current LOW 05 VA 250C VIN ` VILB
I E E Power Supply Current -56 -45 mA 25°C Inputs and Outputs Open
SWITCHING CHARACTERISTICS. V EE = -5 2 V. TA = 25°C
tcount Toggle frequency 125 160 MHz
IPLH Piopagation Delay 1.5 30 45 ns
Clock to Output
t PHL Propagation Delay 1 5 30 4 5 ns
Clock to Output
tPLH Propagation Dealy 12 2 2 4 3 ns
Set to O. Clear to 0
tPHL Propagation Delay 1.2 2.2 43 ns
Set to (5. Clear to 0
tTLH Output Trans,tron Time 1 5 2 2 45 ns
LOW to HIGH (20% to 80%)
ITHL Output Transition Time 1 5 2 2 45 ns
HIGH to LOW ISO% to 20%)
is Set -Up Time 2 5 06 ns
Data to Clock
th Hold Tifat 1 5 -05 I ns
Data to Clock
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F10136 • F10536 e F10137 • F10537
4-STAGE UP/DOWN COUNTERS
F10K VOLTAGE COMPENSATED ECL
DESCRIPTION - The F10136/F10S36 and F10137/1"10537 are 4-stage synchronous
counters capable of coveting at typical count rata of 250 MHz. The circuits are designed
to operate in count up, count down, hold, and pre"t nodes, a determined by arpnaN
appiled to soled inputs S 1 and S,. The F10136 is a moduio-16 binary C01~ and Vie
F10137 is a BCD (8421) decade Counter.
All operations are synchronous and state changes are militated by the ri" edge of the
NoCk. Each circuit has an active LOW Count Enable ( K) input and an active LOW Tamwlal
Count (TT^) output which allow two or more counters to be cascaded without extra logic. The
preset feature makes It Dossible to use the F10136 and F1 0 137 " programmable courdws
in a broad varlety of applications.
• HIGH SPEED... 250 MHz TYPICAL COUNT RATE
• FULLY SYNCHRONOUS
• RIPPLE CARRY SIMPLIFIES CASCADING
• PRESETTABLE. FOR VARIABLE MODULUS APPLICATIONS
• SELECT INPUTS CAN BE WIRED TO VCC
• SO 0 LINE DRIVING CAPABILITY
• SEPARATE VCC PINS ELIMINATE NOISE COUPLING
• INTERNAL 60 k0 :niPUT PULL-DOWN RESISTORS... UNUSED INPUTS
CAN BE LEFT OPEN
PIN NAMES
C? Count Enable Input (Active LOW)
CP Clock Pulse Input (Posltive-Go,ng Active Edge)
Pn Preset Data Inpum
On Flip-hop Outputs
Sn Operating Mode Select Inputs
Terminal Count Ou'pul (Active LOW)
STATE DIAGRAMS
10527110137 COUNT UP 10937110137 COUNT DOY,N	 1106311/1013{
(^, o- lS+	 4	 a 1 -0 4	 fI^ 	 ®	 QCOUNT 110W
y	 ®_	 --COUNT •OIeMQ/Vl	 1	 ^ ^	
^1\	 Y
	
. 1) . 1	 . . I . 1	 1
LOGIC SYMBOL
114 ("""M Isl
» lim it . .
ca hP^hhIli.	 CP
I lq .	 .,	 TC	 4 11)
fill IF	 a,
oe o, or o,
N 1s . .
W 11311 IM 1"
VCCI - Pin 1 (5)
VCCQ - Pxt t6 (4)
VE11 - Pin s (12)
( ) - F►alp"
CONNECTION DIAGRAM
DIP (TOP VIEW)
r^^^ 1 » r^u
4 : is jo,
O, N o.
YL 4 13 CP
y . n •
b r » ca
.0 a . a
188 W
FAIRCHILD ECL • F10136 • F10534 • F10137 • F10637
11 - HIGH Voltage Le.W
L - LAW Voltage Level
X - Dons Cs,e










yCCt .P.n t fSi
VCC!
via.PtnaltZ	 4111,
• hn 16 14)
 w	 as	 fy
Note :Mt tlwa tflagram 4 prov0d" for unoaelarotng of bowc
QW*0en oni f tl anowa not be weed for evatwllon of propagatlon





St 82 CE CP F'31 PZ Pt Pp 03 Oy Ot 00 TC	 IAOOE
L L X j N l H N N L M N L PRESET'
L N l I X % X X H H l L H COUNT
L N L J X X X X N M L H N	 UP
L N L j X X x x N N H L H
L M L I X X X X M H N H L	 (111111"
L H H X X X X X N N N N H (CE InNlpit)
L M L I X X X X l L L L N
L N L J X X X x L l L N N
N M % X X X X X L L l N N	 VOID
L L X J l M L L L N l L L PRESET'
M L L J X X X X l L H N N COURT
N L L J X X X % L l N l H	 DOWN
N L L I X X X X l l l N N
N L L J X X X X l L l L L	 (min)
M L L I X X X X N M ri N N

























M L L I X X X X L L M L M DOWN
M L L I X X X X L L L M M
M L L J X X X X L L L L L (Min)
M L L I X X x X M L L M M
M L L I x X X X M L L L M
M . HIGH Vol" 1.M1
L. LOW Vohs" LeM1
X. Don't Care
• . Starting pWnl t, Wtrary data
P1013TIFID537 LOGIC DIAGRAM
Note that this atapam Is provlaetl for unds stendng of "ic
OparaliOn limy it aN04Ia not oe Useo la e.alu8110M of prop.gatwn
,Mars as marry Intonal fWKtlons we achleweo more e11K4ntly
than Inolcatod
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FAIRCHILD ECL • F10136 • F10536 • F10137 0 F10537
FUNCTIONAL DESCRIPTION —In the Counting modes, the F10136 follows a straightforward binary sequence. The
F10137 follows the 8421 BCD sequence, as Indicated In the stale diagrams on page 1. For either clrcult type, the U In•
pt.r must be LOW for counting to occur, as Indicated In the sample sequences of Figures 1 and 2.
The Select inputs determue the Operatkp mode of a Circuit. as shown in " table of Figure 3. All operatlona are
synchronous and state changes are initiated by the rising edge of the clock. The U Input has no effect on the preset
and hold operations. Either of the Select Inputs can be wired to VCC this simpllfiea designs In which 81 Or 62 Is M
quired to always be HIGH.
In the counting modes the YC_ output Is controlled by the C€ Input and by the state of the flip-flops, as Indicated In
Figure J. TC is normally HIGH and goes LOW (assuming U Is LOW) when the counter reaches zero In the Count!wn
mode or when it reaches maximum (15 for the 10136, 9 for the 10137) In the count up mode. The control that the CE In-
puts has orb the TC output makes it possible to form multl•stage counters without external iogic, as shown In Figure 4.
In order for a given stage to count, the TC outputs (and thus the U Inputs) of all the preceding stages must be LOW.
The frequency capability of this arrangement Is limited by the time required for a negat!"Ing TG signal from the
first stage to ripple through to the C9 Input c' the last stage. The time between successive positive-going clock edges
must not be less than the sum of the CP to fd delay of the first stage, the CK toTC delays of the Intermediate stages,
and the U to CP set-up time of the last stage. The counter can be enabledldlsabled at the CE Input of the first stage
(Figure q, or by using the Select inputs.
In the preset mode, Ins TC output of the F10136 is forced LOW, while that of the F10 + 37 depends on the stag of 01
and 02, 33 indicated In Figure 3. For either circuit type, the TC output is forced HIGH In the hold mode. This feature
can be used to simplify designs for certain t ypes of applications. In the simple counter of Figure 4, for example, the
second and subseq uent r<tages can b"revented from counting by putting the first stage into the hold mods, causing
a HIGH signal to ripple through ,o all TC outputs. Wiring simplification is possible If the counter Is to operate in only
one of the counting modes, plus preset and hold. For example, If the S1 inputs of the second and subsequent stages
are left open (LOW) and their SZ Inputs wired in parallel with S2 of the first stage, then the S2 signal selects either the
count up or preset mode for these latter stages. Putting the first stage Into the hold mode effectively achieves a hold
for in* entire counter in the manner previously described. Designers should bear in mind that a TZ output Is sub)ect to
decoding spikes and therefore should not be used as a clock-
The flip-flops are masterislave type with internal JK feedback. Information enters the master when the clock Is LOW
and transfers to the slave when the Clock goes HIGH. Signals on the Preset, Select, and CE Inputs must be In the In-
tended state at least a set-up time before the clock rising edge. Hold times for these Inputs are negative, however,
which offers simplifications in some applications. Figure 5 illustrates an arrangement for a programmable down
counter using F10136 circuits. When the counter reaches the all•zeros state and the clock goes LOW, the TC outputs
will go LOW, starting at the lirst stage and rippling through to make the S1 Inputs LOW. Thus with S1 and S2 LOW the
circuits are in the preset mode and the preset data will be entered on the next rising clock edge. S2 Man goes HI GH
(with the clock) but this does not Interfere with presetting because of the no hold time characteristic. The CE Irr,
Put of the first stage also goes HIGH with the presetting clock, causing the fC output to go HIGH and ripple 0101, 'tr
the second and third stages to make the S Inputs HIGH. After this is accomplished the circuits are In the hot , ' muse
when the clock is Hit-;H and In the count down mode when thar clock Is LOW.
The outputs of these circuits have no Internal pull-down resistors and the 50 k0 Input putt-down resistors of F10K
e l ements do not provide sufficient current to perform the pull-down function at electronic speeds. External pull-down
current is an integral lunct,on of the termination scheme selected by the system designer, as discussed In Chapter 5
Of the Fairchild ECL Handbook.
Fig. iL Mode Select and Terminal Count Equation Table
Select Operating
Mc a
Terminal Count Output Equation
S 1 S2 F10135 Binary F10137 SCO
L L Preset TZ.LOW
1C- CT +QO+Iy1+(S2-63
fZ.01+02
l H Count Up TC	 CE+QO+01+02.03
H L Count Dorn fC n Z7 + 00 + 01 + 02 + 03 TC ' CE + 00 + 0 1 + 02 + 03




DC C"APACTIMSTIC& VEt. -6.2 V, VOC a GNO
6rMDOL C1/APACTIPtM LIMITS UNITS TA OONDITIO"6 A




6 t , El us
IEE PowM sup" Current -136 -106 MA 26'C Ovtplu Opi, 4
P1t1 12 tied to VIN
AC CNAPACTEPISTIC6: Vas - -6.2 V, T A . 26'C
symem C"APACTE111sTIC UwTs TEST CONOtTXm8
Lrna
A
IC0vml Count Ffepwrlq 126 260 Wit
IPt" Propagation O"y. Clock to 0„ 1.0 2.2 4.6 M
IIM
IPHL Propagation Delay. Clods so TC aj no
IRN
--
aI L" Propagatlen Dewy '. CE b TC 1.6 0.6 6.6 noInN
ITLW Output Transition Tana LOW-b-"IGlK 041604-1to-LOW 1.1 2.0 23 MI TN (20% to 60%). (60% to 20%)
t t Set -Up TMna Prior to Clock to
Datd 2.0
Soled 4.0
CE (to Enab4 Coved) 2.7
CE (to wubd Count) 1.2
In Moic Tema Attar Clock na
Data -2.0
Saaart -4.0
CE (to Enaby Cowd) -.1.0
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CLOCK NX ^ -
-I ^^ YlN	 -J I"
Cyr TC	
I I-!p
+')	 IrLm	 ^'1 !^ 1
Cr
4
LI %nd L2. rpu%i 4"tn 5312 11
FtT . SO V Irifn.nal on OI KOpr
C-L
 
. J-,, MV %tfMj CrprCIt.'K.r • -'.0
D%co-;^' O 0.1 rF kOgN j'+ .o VIE I
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Vgj. -32V
FAIRCHILD ECL • F10136 • 11105M • F10137 • F10937



























O • LEAD NUh46EFIS
F10160
12-BIT PARSTY CHECKER/GENERATOR
i DESCRIPTION — TM F101 SO is a 12-Input Parity Generator. The output will be HIGH
when an odd number of inputs are HIGH; typical delay is 4 no. For applications requir-
ing fewer than 12 inputs, unused inputs may be left open, since internal input resistors
hold unconnected inputs LOW.
LOGIC SYMBOL
1 . • • 7 • to it 2 13 it n
lit	 I





















1	 vCCt	 vtt7	 t•
^	 •o 	 ht	 ,^







• ^a	 ti ^
I
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OC CHARACTERISTICS: VEE a 42 V. VCC • ONO
SYMB0L CHARACTERISTIC umf s LIMITS TA CONDITIONS8 A -
VOH Output Voltage HIGH -1000 4140 mV 06
-900 -810 266
-900 -720 766 VIN - VIMA Of VILS
per Logic functionVOL Output Voltage LOW -1870 -1606 mV 0'C
-1850 -1650 266
-1830 -1625 766 Loading is
60n to -2.0 V
VOHC Output Voltage HIGH -1020 mV 06
-900 26-C
-920 I 766 VIM a VIHB w VILA
per Logic function
VOLC Output Voltage LOW -1645 mV 06
-1630 266
-1606 76-C
VIM Input Vol" HIGH -1146 4140 mV 0-C Guaranteed Input Voltage HIGH for
-1106 -810 266 All Inputs
-1046 -720 766
VIL Input Voltage LOW -1870 - -1490 mV 06 Guaranteed Input Vol" LOW for
-1850 -1475 256 All inputs
-1830 -1450 75-C
I IH Input Current HIGH 220 f+A 25-C VIN - VIHA
(All Inputs)
I IL Input Current LOW 05 VA 25-C VIN - VILB
'EE Power Supply Current -59 -46 mA 25 4 C Inputs and Outputs Open
SWITCHING CHARACTERISTICS: V EE - - 5 2 V. TA n 250C
SYM80L CHARACTERISTIC LIMITS UNITS CONDITIONS
B TYP A
t PLH Propagation Delay. 40 no
LOW to HIGH
IPHL Propagetwr, Delay, 40 no
HIGH to LOW
ITLH Output Transition Time 1 5 20 33 no
LOW to HIGH (20% to 8^)
ITHL Output Tranuitton Time 1.6 2.0 33 no
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CONNECTION DIAGRAM
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DESCRIPTION — The F10161 accepts s 8•bit binary input and provides eight mutually
oWusive outputs. The selected output will be LOW while all other outputs are HIGH.
Two enable inputs force all outputs HIGH when either or both are HIGH. Typical delay











1 a e Ol coW
^ o, o ' o o. 0 0. 0,
66 ` + 
3 11 1, :I 10
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€2	 E1 A2 Al A0 00 01 62 03 04 55 66 07
L	 L L L L L H H H H H H H
L	 L L L H H L H H H H , H H
L	 L L H L H H L H H H H H
L	 L L H H H H H L H H H H
L	 L H L L H H H H L H H H
L	 L H L H H H H H H L H H
L	 L H H L H H H H H H L H
L	 L H H H H H H H N H H L
H	 X X X X H H H V H H H H
X	 H I	 X X X t	 H H H H H H H H
L n LOW Vohape Level
H = HIGH Voltage Level




OC CHARACTERISTICS: Vcc a -5.2 V. Vie = GNO
SYMBOL CHARACTERISTIC LIMITS UNITS TA CONDITIONSB TYP A
VOH Output Voltage HIGH -1000 -640 mV 0°C
-880 -810 25°C
-800 -720 1 75°C VIN ' VIHA or VILE
per Truth TableVOL Output Voltage LOW -1870 -1665 mV 0°C
-1850 -1650 25°C
-1830 -1625 75°C Loading is
50A to -2.0 VVOHC Output Voltage'HIGH -1020 mV 0°C
-880 25°C
-820 75°C VIN' VIHB or VILA
per Truth TableVOLC Output Voltage LOW -1645 mV Doc
-1830 25°C
-1605 75°C
VIH Input Voltage HIGH -1146 -840 mV DOC Guaranteed Input Voltage HIGH for
-1105 -810 25°C All Inputs
-1045 -720 75°C
VIL Input Voltage LOW -1870 -1490 mV 0°C Guaranteed Input Voltage LOW for
-1850 -1475 25°C All Inputs
-1830 -1450 75°C
IIH Input Current HIGH 220 NA 25°C VIN = VIHA
III. Input Current LOW 0.5 NA 25°C VIN = VILB





a .+amonow CVL ijj4i^ Vnetf • F10161
SWITCHING CHARACTERISTICS: VEE n -6.2 V. VCC n GND. TA n 260C






WL promotion Delay 1.5 410 6.0 no
tTLH Output Transition Time
LOW to HIGH 120% to 80111
1.5 S.' no
"L Output	 -4 Tina
HIGH to LOW 180% to 2010
1.5 --^S.2 ns























L  and L • actual length 50A unpadann GMs
Ry s 503 termination of *caps
CL a Jq and straycow;tsxa <5.0 pF

























DUAL 1-OF-4 DECODER/ DEM U LTI PLEXER
SELECTED OUTPUTS LOW
DESCRIPTION — The F10171 contains a pair of 1 -of .4 Decoder/Multiplexers with
Common Enable (EC ) and Address (A0 and A 1 ) inputs. In each decoder the unselected
(or disabled) outputs are HIGH and the selected (or enabled) output repeats the informa
tion present on its dita input IT, or Tb). If the EC input is HIGH all outputs of both de-
coders are HIGH, as indicated in the truth table. The F10171 can be used as a I -of -8
decoder/demultiplexer by connecting the True and Complement of the third address bit
to T. and Tb, respectively, and using 
€C as either a data input or as an enable.
LEAD NAMES






WAl I W •
01000101 Dlrnxnn iXlil
)A1802410341000102036





FAIRCHILD ECL DATA SHEET • F10171
THUM TASL4
1.
cc 1b At AO
a0b (51b alb "3b
L L L L L H H N
L H L L H N H H L• LOW Yoko" LevelL L L M H L H H















L L H H H H M L
H M H H M M H
H X X X H M	 I H H
DC CHARACTERISTICS: VEE + -5.2 V. VCC = GND
SYMBOL
CHARACTERISTIC UMITS UNITS TA CONDITIONSB TYP A
VON Output lioltage HIGH -1000 4840 mV 0°C
-960 -810 25°C
-900 -720 75`C VIN ` VIHA W VILE
pet Truth TableVOL Output Voltage LOW -1870 -1665 mV 0°C
-1850 -1650 25°C
1 -1830 -1625 75°C Loading is
60n to -2.0 VVOHC t Output Voltage HIGH -1020 mV 0°C
-980 25°C
-920 75°C VIN ` VIMB a VILA
per Truth TableVOLC Output Voltage LOW -1645 mV 0'C
-1630 25°C
-1605 7500
VIN Input Voltage HIGH -1145 -840 mV 0°C Guaranteed Input Voltage HIGH for
-1105 -810 25°C All Inputs
-1045 -720 76 *C
VIL Input Voltage LOW -1870 -1490 mV 0°C Guaranteed Input Voltage LOW for
-1850 -1475 25°C All inputs
-1830 -1450 75DC
,IN Input Current HIGH 220 IiA 25°C VIN ` VIHA
Ill Input Current LOW 0.5 yA 25°C VIN ` VILS
lEE Power Supply Current -77 -62 mA 254C Inputs and Outputs Open
SWITCHING CHARACTERISTICS: V E E • -5.2 V. VCC p, GND.. A n 25°C
LIMITSSYMBOL CHARACTERISTIC UNITS6 TYP A
tPL" Propagation Delay, 1.5 4.0 60 no
LOW to HIGH
IPM. Propagation Delay, 1.5 4.0 6.0 no
HIGH to LOW
I" Output Transition, Time 1.1 2,0 3.3 no
LOW to HIGH (20% to BD%)
Iml_ Output Transition Time 1.1 2.0	 I 3.3 no





DESCRIPTION — The F10173 is a Quad 2-Channel Multiplexer with latches. It in-
corporates a common Enable and a common Data Select input. The Select input deter-
mines which Data input is enabled. A HIGH input enables Data inputs cba , cbb Doc,
and D0d and a LOW enables Data inputs D18. D 1b , D 1c , DI& Any change on the Data
input appears at the outputs while the Enable is LOW. The outputs are latched on the
positive transition of the enable. While the Enable input is in the HIGH state, a change
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Note that this diagram is provided to urWiliStand+rlg of logic operation only
It should not be used for evaluation of propagation delays as many gate
functions ate achieved internally without incurring a full gate delay
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L • LOW Voltage level
H - Hl H Voltage Level
X • Don  Care
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FAIRCHILD ECL DATA SHEET a F10173
R
DC CHARACTERISTICS: VEE • -5.2 V. VCC . GNO
SYMBOL CHART (TERISTIC UNITS TA CONDITIONSMITS A
VON Output Voltage HIGH -1000 -840 mV D'C
-880 -810 256C
-800 -720 75'C VIN' VIHA of VILE
w Truth TWOVOL Output Voltage LOW -1870 -1845 mV 0'C
-1850 -1650 26'C
-1830 -1525 7590 Loedmg 
is
60 O to -2.0 VVOHC Output Voltage HIGH -1020 mV 0°C
-880 25'C
-820 756C VIN' VIHB of VILA
Pei Truth Table
VOLC Output Voltage LOW -1646 mV 0°C
-1630 26`C
-1605 7500
VIN Input Voltage HIGH -1145 -840 mV 0=C Guaranteed Input Voltage HIGH for
-1105 -810 25°C All inputs
-1045 -720 76"C
VIL Input Voltage LOW -1870 -1480 mV 06C Guaranteed Input Voltage LOW for
-1850 -1476 25°C All inputs
-1830 -1450 76°C
,IN Input Current HIGH NA 2500 VIN = VIHA
Enable and Select 245
Data 280
Ill. Input Current LOW 0.5 pA 25°C VIN 	 VILE
IEE Power Supply Current -88 mA 25°C Inputs and Outputs Open
SWITCHING CHARACTERISTICS: VEE : -6.2 V, TA n 26°C
LIMITS
SYMBOL CHARACTERISTIC UNITS8 TYP A
IPLH Propagation Delay 4.5 no
Enable to Output
tPHL Propagation Delay 2.5 nur
Data to Output
tPLH Propagation Delay 3.5 no
Select to Output
tTLH Outout Transition Time 2.0 no
LOW to HIGH (20% to 80%)
tTHL Output Transition Time 2.0 ns



















+ C vcc1	 vcct 3 to
a	 Z.	 to 316
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F10174
DUAL MULTIPLEXER
DESCRIPTION — The F10174 is a high speed Dual Channel Multiplexer with output
enable capability. The Select inputs determine one of four active Data inputs for each
multiplexer. When the Enable input is HIGH, both outputs are forced LOW. The Enable
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vcca • Isva .
E S t SO 2a 2b
H X X L L
L L L Ipa lob
L L H Ita llb
L H L 12a 12b
L H H 13a 13b
L • LOW Voltage Laval
H • HIGH Voltage Level
X . Don't Care
CONNECTION DIAGRAM
DIP (TOP VIEW)
TO on4a t • J CIRCUIT
Note that this diagram is provided for undarstanding of logic operation only
It should not be used for eveluaW of propagation delays as many gate
functions are achieved internally without Incurring a full gate delay 	 0 . LEAD NUMBERS
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FAIRCHILD ECL DATA SHEET • F10174
DC CHARACTERISTICS: VEg n 41 V. VCC • GND
SYMBOL CHARACTERISTIC UNITS TA CONDITIONSS rn A
VON Output Voltage HIGH -11100 4140 mV O•C
-980 410 250C
-500 -720 ?5•C VIN • VINA Of VRA
par Truth Table
VOL^ Vol"pts LOW -1570 -i 865 mV 0•C
-1850 -1650 256C
-1830 -1625 75-C Lcsdirq is
50f3 a -2.0 V
VOHC Output Voltage HIGH -1020 mV 06C
-980 256C
-920 VIN - VIMB or VILA
per Truth Table
VOLC Output Voltage LOW -1645 mV 0-C
-1830 25•C
-1805 75•C
VIH InW Voltage HIGH -1145 4840 mV O-C Guaranteed Input Vuhaga HIGH for
-1105 -810 2500 Alllnpua
-1045 -720 759C
VIL Input Voltage LOW -1870 -1490 mV 0-C Guaranteed Input Voltage LOW for
-1850 -1475 250C AI Inputs
-1830 -1450 750C
IIH Input Current HIGH PA 25-C VIN - VINA
Data 220
Enable 330
IlL Input Current LOW 0.5 VA 25°C VIN - VILE
IEE Power Supply Current -50 -40 mA 251C Inputs and Outputs Open
SWITCHING CHARACTERISTICS: Vpp n -5.2 V. TO n 25°C
SYMBOL CHARACTERISTIC LIMITS UNITS CONDITIONSB TYP A
tPHL PropagaU-an Delay 1.5 3.0 4.5 ns
Data to Output
tPLH Propagation Delay 2.0 4.0 6.0 no
Select to Output
tPHL Propagation Delay 1.0 2.0 2.9 no
Enable to Output
tTLH Output Transition Time 1.5 2.0 3.3 no
LOW to HIGH (20% to 80%)
tTtiL Output Transition Time 15 2.0 3.3 no
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Tne FVlpa► WS.O. hat 1M same
p•rbu if ICOnnaCU	 ru es4n Du ra l 1M
Dua l In -line Package.
A T
ECL ISOPLANAR MEMORY F10415 / F10415A
10201-BIT FULLY DECODED RANDOM ACCESS MEMORY
FAIRCHILD VOLTAGE COMPENSATED ECL
GENERAL DESCRIPTION – The F10416 and P10415A •r• 1024-b1t p••dlWna R•ndo, Access
Mampres orgeruaed 1024 words by One bit. They are designed for high ap hid wratcn pad. control and
buffer sortgla applWtrpnt. Eoth r Mlude full fiddraw decoding an the chip, have separate Oats In
and n4n . ,nwwl•d 0410 Out IIraa, and act" LOW Chop Select Imes. They are tafpatrbte wrtn F 10K
and uncornp"uted 10K ECL families and include onchp volup conp•nutron for rmlroved
"Wes margin,
The F10416 and 11 10416A we packagedrn a hermitic ceramic lapin dual w41ne package and are
%wi,,wd for operation over the terrtperstur• range O'C to 75'C.
• COMPATIBLE WITH F10K AND UNCOMPENSATCO 10K ECL LOCIC
• TYPICAL READ ACCESS TIME ..
P10415–  2S M
P 104164 – 12 no
• TYPICAL CHIP SELECT ACCESS TIME
F 10416 – 7 m
F/04/SA– Ens
• ORGANIZED 1024 WORDS % t BIT
• OPEN EMITTER OUTPUT FOR EASE OF MEMORY EKPANSICN
• POWER DISSIPATION 06mW/EIIT
• POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE
PIN NAMES
C^ Chip Select Input
A'0 to A9 Address Input•
D I N Data Input
!QUT Data Output
WE Waste Ensbre Input
LOGIC SVMEIOL
r.	 re	 r1














FAIRCHILD ECL ISVPLANAR MEMORY • F1041WFID415A
FUNCTIONAL 06SCRIMON - TM 11 10616 and 81006A al*"Iteadded 10244011 Read1111141 Rondli t ASMM McAlenw oPpn4 d 1024
.vtew t1Y or1" Illu. 68 ael"etion M M11a1nad 01r mnm el a l"I address. AO to AS. One Cho kim wevi Y Mdyl2ed NK wAovwV ortor eami-
$ on up to 2046 vowo rAlhowl 1011111 owed fee 01110141 It - 0 1 . Rot Below ww"Wiee, Pita lost CAM P"l"at se " ev" "111 L I Iota doe"" N
Crew SNKt IQI f rpn IM addtlM witttwf oarMaNt6 aledraM 000aw tone. Tile ratio and write wedretblM are notooW by 1M Moll M toe awlye
LOW wool* [nellle IMI. WrM W1 ass 13 old LOW. the 	 OI DIN M t'wilten into Ih addoweed NWMW". TO toed. *1 M MN NION wo Q
nrld LOW. Oats on IM o t:ilied /"porn is Presented 01 OpUT well M non-inverted.
An wroterm meted emlttM •le" m	oulowl 4 ww*oded on IM 1110416 and f 10416A to oilaw 6awsign Nan iOtxty M ovum cdl ion, In
Maly apOl•al .eM Pugh M jvwwwrT 0apan"ion, the of rttwnr 1 1 10616• or i10416At an to toad to6wAw. In ~ 6ppeomiartt doe
owed-OR n not coed. In either gold oatWnO 60 n Pull dean rowwor M -2 V or an gvaal*nt bl..wa rwuPt M vied to temade a low et
Mr Outwl Wne/l tt It c'1
ABSOLUTE MAXIMUM RATINGS IaOsoo when 1M uwtul oil" ff" Iw olpl.edl
Storer Tenoperetwe	 -461C to 416o4C
Temperature IArlWoentl Under Soo
	 -66•C to 4126'C
V E E 11.n ►otentlal to Ground Pin	 -7.0 V to 40.6 V
Input voila" (00
	 Vol to 40,6 V




«Q 0114 oa6N 1MITTIA
M x x L NOT111l1CT10
L L L L w111171 'O"
L L 14 L WAITS "1-
L or i DOUT 016A0
L • LOIN VNtoge Leyets 41 -1.7 V
H 41 HIGH V~ Langer 41-0.9V
INaAt-noi ores""




I1	SU►►LV VOLTAGE IVEEI	 AMBIENT TEMPERATURE
	
1	 MIN I	 TVP	 MA X _ _	 be NOM4
	
f 1 04 /SOC.11 t041 SA OC	 -6.46 V	 -11.2 V ^- -4.94 y T	 WC to 71 t
DC CHARACTERISTICS: VEE - -5.2 V. Output lout - 60 n end Do of to -2.0 V, T A - WC 10 7S'C INel* 41
6 Tr ► ASYMBOL CHARACTERISTIC UNITS TA CONDITIONSLIMIT INDIA7 LIMIT
VON Output Voitap HIGH -1000 -640 mV 01C
..600 -SIO 42S'C
-500 -720 ♦75'C
VIN 	 V 104A or VILEVOL Output Voltage LOW -1670 -1666 mV O•C
-1610 -1660 426'C
-1610 - 1621 475'c Leeorn6 w
6o n to -2.o vvortc Output volup HIGH -1020 mV O'c
_000 .2-c
-1920 475'c
VIN • V ING or VILAVOLC Output Voil*p LOW -1646 mV -CO
-1630 421'C
-1605 17S'C
V I N Input Voltage HIGH -1141 -640 mV 0'c Guorenl*ad Input Vol" HIGH
-1106 ♦10 426'C Ip All Input$
-1045 -720 -7S'C
V IL Input Voltage Low -1670 mV 0'C G^-v.caod Input Voltage LOW
-1650
1-1490
-1475 421-0 for All Inputs
-1430 -1450 .75'c
IIH Input Cu-rent HIGH 220 rA O 10 -75'C VIN - VIHA
IIL Input Current LOW, ET 0.6 170 0A 42" V-14 - VILE
All ol ows -60
TEE Pow.r Supply cwnnt -90 rnA 47S-C All Ineu1P and Output$ Opts
IP.n at -150 -lob o'c
NOT(S
1 Ceno . I.M. 100 /00t .^6 nor %%*- n in the tow" Mr cfted" N 6.-0000. 11" e041-etN..^Ow "r.M41 4404." 4anda.Mw
2 T^e So" . 1.0e L­ .4 . 4p,~l IM -.-0001 tsse'' VMW IM t wo pMa--Y100 S.-.44 ^.sae "w00M t4K' ♦ e. u40 nor•-lolly oetur at toe NrtyMNwe
e.l-4n.M. MI • t•o M. we.M .Tm.-w.ly 4^0 "..We ee^e.na 4M tie K^ .e-od ey dwlo4M^6 IM 4110^ 040 t y/tern 000-41- 1 4 -0-90L
S 7 '1•46'.4wKMeaI V 6E - - 62 V, T A - 25'C W's -ne..mu-^.eee.-y4 0..01 6.1oOd ..I^ ~vvel a e.- 1-6.0 0. 6641.-6 400 1-040 0 0 M 0" 2 ^..mule woe-^ u0 eer-ae Trout . rM.OtM y -41.00 of low a4C41as 6-0
eJA IJw- % 'On 10 ^MD'0^11 - 00 C'W411 101-11 s.-1
0" 1/.-ntt.en to A-b-owt) - 60% Well t oe 400 0 0 M 4.. ttew.
0 'c I Juwt o-enwe Closer - WC'w4tl
6 TM -ne..-w Mn 40WtIM K[ew 1-- 0 A S..MMHee 40 W IM ~$I coo 11,11 .n IM -nM.Me .-one 4 040..eMMveon Mttw.6 NtlMn.
6 01eINIT1ON Or S y 44 0IOLS AND TEAMS uSIO 114 THIS OATA S-11eT
TN 0T^•410-s W M-r^0 ..Wd .n MN oats 010000 1.4-41 oe" cMtM to 40-6- .0" 11.0 S w 04M.d00d0 of toe 11401-6-.40 . -.411W1- .404 A1444.4I-On
end its Ini00M1.00141 1140001410^n•401 C41- n--•we.e^ The -4114U-e Volume of toe sp4.l.ed cen '1.41M one I.n..10 0.11 be 100000^44140 to On 41
ge41-aK Kew The e.t-00n.t.M o f toe Kaw 001 "A" toe Moue 4leMM 10 000. 1.-4 •^I.n i\Y ' 6 toe 00 1.0 veldt to ^06MVN
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LOADING CONDITIONS INPUT LEVELS
a+a
n.
Ai:	 Affft,,	 W@ to e0• of 1.p.1 Le.e.a
C, • 30 OFa.re,..1 J ,e ease e.,e• Ca ec..ewae
p T • SO 11 Te•.n.ne.,ew of E.oye
ham •	.y	 M
FAIRCMILO ECL 13OPLANA.1 MEMORY a FIN AW10115A
F10E1SADC • F10416OC
MIN Tyr MA9 MIN Tyr MAXSYMIOL
	
PARAMETER UNITS CONDITIONS
INew 31 (Now 21
READ MODE Fy to & of ^wound h
IAIy
	
Cho ;loMcl Accw+ Tone 6 7 1	 10 All 110 % of snow	 : n. ap
'RCS	 Ce.o Select Rasow.v Two 6 7 10 • no outpul (V ILA '	 Ol
1 AA	 Addtlw Access Two 12 20 25 25 M w V IH6 Iw VpH)
WRITE MODE
1 11 1 11	Wnte rules Wdln FIWISA	 11191116
Ito GwtontM wttttne) 12 6 26 20 M t%YSA • • M	 IINSA • 20 M
TV40	 Dale Set up Two
rt.w to Wnte O i 0 na
twHo	 Dow Hold TuM
Alta. vvrtto 0 i 0
vWSA	 Addtaet Mt rut Tow F 1041 SA	 F 10415




Afut Wnw 0 1 M
"vSCS
	
Cew Select Sat•uP TO*
►.,a to w.,I0 0 S 0 M FtE. 2 wtlewwd
tWMCS
	
Ce.o Select Hold Tttne at 50 % of ."put
Alto, Waste O S 0 M 10 .0	 Output
tyvS	 Wme 0.6W9 Tree 5 7 10 no MLA lot V OL Of
tYYR	 Wrne Recova.v Tons 7 7 10 no VIHe 10, VOW
RISE TIME AND FAIL TIME
t,	 Output R.w T.tOe 5 5 no Moleund Wtween 20 %
If	 Output Fall Tune 5 5 he and 60 %po.nn
IF.1	 161
CAPACITANCE
C I N	 Input ►m Capec,tence e S E S Pf 11,4106we w.I % a Pulse
BOU T 	 Output P.n CADW-10nca 7 i 7 S PF Tecnn.ow
Mole The F 10 I ItA A; r.w.ta He WW,--Wv
READ MODE PROPAGATION DELAY 	 READ MODE PROPAGATION DELAY
FROM CHIP SELECT	 FROM ADDRESS
207
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N1Iw1M1t M O"mhotl• Owt0 am wlrni.- tar
F o.M"• (Cow 0071 L a•.tq. IC•.• "21. •naP a•M •e. I r..M "a
InI.1 C.II...1.n40 • a of IvP
M•1 ,.1Vn1 s.• •.Y n•..Ys•n.• 1.. L If.W.Oi IwoV.1.n•.I • so Cl we
Irww Or•••a•1•an - 110 1.•w VTVa•e 1 -s 0 Vas il"W 1
Wrw1VR1 OrtPr1 r..e,, my - 220 Mnt ITO
The MCtytS Is an ofnittar-coupled oscillator, colTttme-
led on s single nlorlo ldhlc s Ikon chip Output IO MIl are
compatible with MECL 111 lops lwelt The mi0alor re
quires an external parallel lank circuit co"Itlnff of the
inductor IL1 and capaClto► IG.
A verartor diode may be incorporated into tale tank
circuit to provide a voltgr variable input for tar oscillator
fVC0I. The MC )GAS wasoeslrned tot use in the Motorola
Phase Locked Loop Mown In FgWre fl. This device mat?
Nov be used In manse ottw awscrions requiring a fixed
or var/ab i f -pwncy clock source of hqh spectral purity
IS" Fpure 21.
The MC1 Will may a opersti y from a •5.0 Vdc supolt
w • -S 2 Vdc suppIv depending apon sy lem reQwworrients
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FIGURE 1 - CIRCUIY SCHEMATIC
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ELECTRICAL CHARACTERISTICS
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Figure 1 illustrates thecircuit schematic for the MC1648.
The oscillator incorporates positive feedback by coupling
the bass of transistor 07 to the collector of 08. An auto-
matic gain control IAGCI is incorporated to limit the cur-
rent through the emitter-coupled pair of transistors (07
and (18) and allow optimum frequency response of the
oscillator.
In order to maintain the high 0 of the oscillator, and pro-
vide high spectral purity at the output, a cascode transistor
1041 is used to translate from the emitter follower (05) to
the output differential pair 02 and 03. 02 and 03. in
coniuncaon with output transistor 01, provide a highly
buffered output which produces a s quare wave. Transistors
010 thru 014 provide the bias drive for the oscillator and
output buffer. Figure 2 indicates the high spectral purity
of the oscillator output (pin 3).
When operating the oscillator in the voltage controlled
mods (Figure 4). it should be noted im the cathode of
the varactor diode (0) should be biased o f least 2 V8C.
above VEE 1 % 1.4 V for positive supply operation).
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When the MCI 648 is used with a constant do voltage
to the varactor diode, the output frequency will vary
slightly because of internal noise. This variation is plotted
versus operating frequency to Figure 5.
FIGURE E - NOISE DEVIATION TEST CIRCUIT AND WAVEFORM
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TRANSFER CHARACTERISTICS IN THE VOLTAGE CONTROLLED MODE
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Typical transfer characteristics for tM oscillator in the
voltage controlled mode are shown in Figures 6. 7 and &
Figures 6 and 6 show transfer characteristics employing
only the capacitance of it* varactor diode (plum the input
capacitance of the oscillator, 6 pF typical) Figure T illus-
traits the oscillator operating in a voltage controlled male
with the output frequency range limited, This is
by adding a capacitor in parallel with the tank circuit as
shown The 1 kQ resistor in Figures 6 and 7 is used to Pro-
tect the varactor diode during itsting. It is not necessary
as long as the cle input voltage does not cause the diode to
become forward bused. The larger-valued resistor (51 kf2)
in Figure 8 is required to provide isolation for the high•
impedance junctions of the two varactor diodes.
The tuning range of the oscillator in the voltage con.
trotted mode may be calculated 41.
fm4x VCD 1mAX) + CS
fmn	 CD tmrnl + CS
where fmrn
2rr L (CD (max) + CSI
CS a
 shunt capacitance ltnput plus external
capacitance
Cp • varactor capacitance as a function of
Was voltage.
Good RF and low-fretlutney bypassing is nttxseary on
the power supply pins (sae Figure 2).
Gacitors (Ct and C2 of Figure 41 should to used to
bypass the AGC point and the VCO input (varactor
diode). guaranteeing only do levels at them points.
For output frequency operation between 1 MHz and 50
MHz a 0.1 pF capacitor is sufficient for C1 and CZ At
higher frequencies. smaller values of capacitance should be
used: at lower frequencies, larger values of capacitance. At
higher frequencies the value of bypass capacitors depends
directly upon the physical layout of the system. All by-
passing should be as close to the package pins as possible
to minimize unwanted lead inductance,
The peak-to•peak swing of the tank circuit is set inter-
nally by the AGC circuitry Since voltage swing of the
lank circuit provides the drive for the output buffer, the
AGC pot nital directly effects the output waveform. If it
is desired to have a unit wave at the output of the MC1646,
a seises resistor is tied from the AGC point to the most
negative power potential (ground if +5 0 volt supply is
used, -5.2 volts it a negative supply is used) as shown in
Figure 10.
At frequencies above 100 MHz typ, it may be necessary
to increase the tank circuit peak-to peak voltage in order to
maintain a squat wave at the output of Pit MC 1649. This
is accomplished by tying a writs resistor I 1 kf2 minimum)
from the AGC to the most positive power potential ( + 5 0
volts if a +5.0 volt supply is used. ground if ; -52 volt
supply is used) Figure 11 illustrates this principle.
APPLICATIONS INFORMATION
The phase lacked loo p shown in Figure 9 illustrates the
use of the MC 11348 as a voltage controlled oscillator The
figure illustrates a frequency synthesiter useful in tuners
for FM broadcast, gentral aviation. maritime and land
mobile communications, amateur and CS receivers The
system operates from a single +5 0 Vdc supply, anJ requires
no internal translation, since all components are com
patible
Frequency gentrat+on of this type offers the advantages
of single crystal operation, simple channel selection, and
elimination of special circuitry to prevent harmonic lock
up Additional features include do digital switching Ipref
erable over RF Switching with a multiple crystal system),
and a broad range of tuning (up to 150 MHz, the range
being set by the varactor diode)
The output frequency of the synthesizer loop isdeter -
mined by the reference freq uency and the number program
mod of the programmable counter, fow l • Nf ref . The
channel spacing is equal to frequency (fred
For additional information on applications and desips
for phase lockto loops and digital frequency synthesizers,
we Motorola Application Notes AN632A. AN 535, AN-553,
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The MC!2040/MC12540 is a phase-frequency de-
tector intended for use in systems requiring zero phase
and frequency difference at lock. In combination with
a voltage controlled oscillator (such as the MC1648),
it is useful in a broad range of phase-locked loop
applications. Operation of this device is very similar to
that of Phase Detector rl of the MC4044. A dis-
cussion of the theory of operation and applications
information is given on the MC4344/4044 data sheet.
0 Operating Frequency a 70 MHz Min. -550 to +1250C




CASE 632 .02	 CASE 649
VCC1 1 14 VCC2
NC 2 13 NC
0 3 12 a
U • 11 0
NC 5 10 NC
R e V 
VEE 6-17 a NC
NC — No Connectson
VCC1 - Pin 1
VCC2 - Pm 14





Ts.epv.t..r. VIM n•.. VOL Polo	 VINA rem	 V ILA—	 VCC
0°C •4 160 13 130	 •3 855	 •3 510 •5 0
25°C 14190 •] 150	 •J 895	 •] 525 •5 0
Supply Volt&" • +5 OV	 76oC - 4 280 •3 170	 -3955	 -3550 -50
r,n Te	 etoeo TEST VOLTAGE APPLIED TO FINS LISTED BELOW
00C 2S°C •75°CUrp.. IVEEI
I	 M.n	 I	 Ma• M.n	 Mu Min M1. VIM rner VOL wtrn VIMA Polo V ILA rw.e VCC(hH Kl4rntK lif rryel T.sr Unit God
F.— &.00" 0'..n w• renr IE - 175 1	 60 - mA K - 1.14 7
Ir.yur tun4nr IINM b I 350 - yAm o - 1.10 7
,^ 1r,n -n..1, 0 1	 14 7
IINI 6 G5 - - ., arc - ti	 I r	 14 7
' 9 0 5 - - ..Ani 9 - 111 7











I7 ! I 1 I - f
LIyS
	
0 VOLZ 3 3 1190	 1	 3130 I	 3 210 3 440 J 230 3470 Vac - - - - 1	 14 7
Ourpur Volrlpe
I117 ! [ - - t
Lop,	 1 DMA' 7 3 3980	 I 4 020 1080 vnc - 6.4 1 T
1, i ^^
^41
 112 , -. 1
LtgK
	 0 VOLA1^j 3 3 450 3160 {	 3 490 vac {	 - 9 1 6 1	 11 I7Thr nhold Vo4e9e 1 1 !
1
I
^ 1) 6 I	 9
t2 1y
1





ELECTRICAL CHARACTERISTICS — MC12040 IMUTI OUTPUT
fill v I U1 010 1 til TRUTH TABLE
The MC12040 has been designed to meat the do specifi• I	 o	 x x x x
cations shown in the test table after thermal eQuilibrium 0	 1	 x x x X)	 1	 x	 X x	 x This is not strictly a functionalhas been established. Outputs are terminated through a o )	 x x x x truth table: i.e., it does not cover50 ohm resistor to +3.0 V for +5.0 V tests and through )	 1	 + o )
a 50 ohm resistor to -2.0 V for -5.2 V tests. o	 )	 ) 0 	 )
1 " I
all possbila modes of operation.
1	 1	 1 0	 0	 t However it gives a su f ficient numl-0	 1 0 0	 1 ber of tests to	 that the do-ensure)	 )	 0	 0	 1	 )
R	 U	 4 t a	 1	 1 vice will function properly in allf3 1 1	 1	 o modes of operation.v	 3 1
E01.1
1	 1	 o ' 1x- Dan	 Cole
 f	 1	 0
:1,1  
1	 1	 0
 0	 1	 1 TEST VOLTAGE VALUES
D	 11 rvetld
Tom
Rfit	 V	 Q	 12 wr
e
Tiona roe VIN lee. VIL in 	 VMA rw.n	 V ILA -a.	 VIE
04C -0840 -1870	 -1 145	 •1190	 -52
noc -0810 -1850	 -1 IDS	 -1475	 -52
supply Voltage • -5.2Y 750C -0720 -1830	 -1045	 .1450	 -52
rrw MC 12040 TEST VOLTAGE APPLIED TO PINS LISTED BELOW'00C We .7S°Cvn/.r IVCCT
M.A Me. tarn M4. Mm Me. VIN wall VIL wnn V IMA rn.w V ILA Inn VEEChwacteretta S.IMeI TM Unr1 and
Pa«4r S.Oph Drwn G°n4nr IE 7 - - _120 -60 - - -A- - ^' - - T 1.11
Inyy1 Crrrent I!NM 6 - - - 350 - - 6 - - - 7 1.149 350
:Adc
-A1 k 9 - 7 1	 14
Lop<' 7 " VON J 7 -1000 -0810 -0960 -OerO -0900 -0770 vac - - - - T 114output V.11."
f2
1 ! 1 1 1
Lops	 '0" !'VOLL7 3 -1870 -1635 -1.850 -1620 •1830 -1595 Vac - - - - 7
output Vo11ee.
111
1 ^ 1 = _ !
1,1,114
12
^ ! ! ! - - 7
Loos "1" OMA 7 3 - -0900 - -0920 - Voc - - - 7 1.14
Th..fhad VeI 14pe 4
-11020 61.9
12 111 -




PRP - 6.0 mms
Duty Cycle - 50%
t• - t- - 11.5 ns ! 0.2 no
PuiM
Gen 2
MC 12040 • MC 12540
AC TESTS


















1. All input and Output Cables to the scope
are equal lengths o f 50 11 coaxial cable.
2. Unused input and cutouts are connected
to a 5011 (MC12040) and 10011 (MC12540)
resistor to ground.
3. The device under test must be precondi-
tioned before performing the ac %"is.
Preconditioning may be accomplished by
apply ing pulse generator 1 for a minimum
of two oulsea prior to pulse generator 2.
The device must be preconditioned again
when inputs to pins 6 and 9 are inter.






















MC 12040 MC12Sa0 APPLIED TO PINS LISTED BELOW
Pin
Under Output 00C +250C •75oC -SSoC •25oC •1250C Pulse Pulse VEE VCC
Mau Max Man Mn Mac MasiCharacterrsttc Symbol Test Wavlorm Una Gen 1 Gen 2 -2A or -3 2 V -2 0 V
Plopawl'on DN•v 16.4. 64 a 46 4 6 56 4 6 4 6 5 0 ns 6 9 7 1,14
16.12. 612 A 60 60 72 60 60 66 9 6
16 .3_ 63 A 45 45 55 45 45 49 6 9
t6.11- 6.11 B 64 64 77 64 64 70 9 6
1 9 . 11 . 911 B 46 46 56 46 46 50 9 6
19.3- 93 A 60 60 77 60 60 66 6 9
19.12. 912 A 45 45 55 45 45 49 9 6
1 9-4. 94 B 64 64 17 64 64 70 6 9
OUTPwt RIsa T into 13- 3 A 3 4 3 4 3 8 3 4 3 4 3 8 of 6 9 7 1.14
112.2 A i l l i l l l 9 6 !!
Outow Fall Time t3. 3 A 34 3 4 is 34 3 B m 6 9 7 1.14314
1t2. ,2 A I I 1 1 9 6
2^6
APPLICATIONS INFORMATION
The MC12040'MC12540 is a logic network designed for use as a
phase comparator for ME CL-compatible input signal& It determines
the "lead" or "lag" phase relationship and the time difference
between the leading edges of the waveforms. Since these edges occur
only once per cycle. the detector has a range of 12* red fans.
Operation of the device may be illustrated by assuming two
waveforms. R and V (Figure t), of the some frequency but dif-
fering in phase. If the logic had established by post history that
R was leading V. the U output of the detector (pin 4) would pro-
duce a positive pulse width equal to the photo difference and the 0
output (pin 11) would simply remain low.
On the other hand. it is also possible that V was leading R
(Figure 11, giving rise to a positive pulse on the D output and a con•
stant low level on the U output pin. Both outputs for the sample
condition are valid since the Jetormination of load or fog is depen.
dent on past edge crossing and initial conditions at start-u p. A
stable phaso•locked loop will result from either condition.
Phase error information is contained in the output duty cycle -
that it, the ratio of the output pulse width to total period. By
integrating or low-pass filtering the outputs of 'it detector and
shifting the level to accommodate ECL swings, u-tile analog infor-
mation for the voi tags-con trolled oscillator can be developed. A
circuit useful for this f unction is shown.in Figure 2.
Proper level shifting is acomplished by differentially driving the
operational amplifier from the normally high outputs of the phase
detector (G and 0). Using this technique the quiescent differentl
voltage to the operational amplifier is veto (assuming matched "I
levels from the phase detector). The 0 and Q outputs are then usfl
to pans along phase information to the operational amplifier. Phim
error summing is accomplished through resistors R1 connected 1
the inputs of the operational amplifier. Some R4; filtering M
bedded within the input network (Figure 2) may be wry beet
ficial since the very narrow correctional pulses of the MCI 204,
MC12540would not normally be integrated by the amplifier. Genes
design guides for calculating R1. R2. and Care included in if
f61C4344/MC4044 data shoat. Phase detector gain for this confi
uretion is approximatel y 0.16 volts/radian.
System photo error items from input offset voltage in the ope
ational ernplilier, mismatching of nominally equal resistors, an
mismatching of phase detector "high" states between the outpu
used for threshold setting and photo measuring. All those offec
are reflected in the gain constant. For example, a 16 mV of
set voltage in the amplifier would cause an error of 0.01610.16
0.1 radian or 5.7 degrees of error. Phase error can be trimmed 1
zero initially by trimming either input offset or one of the thresh6
resistors IR1 in Figure 2 ► . Phase error over temperature depem
on how much the offending parameters drift.
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FIGURE 2 - TYPICAL FILTER AND SUMMING NETWORK
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Part Package Temperature Order
Number Type Range Number
Am687A DIP -30'C to +85 * C AM687ADL
Am687A DIP -55*C to -125°C AM687ADM
Am687 DIP -30"C to +85'C AM687DL
Am687 DIP -55°C to • 125°C AM6870M
Am687 Dice -30"C to +85 C AM687XL





• 10p% reliability assurance tasting in compliancev
• 8.Ons MAXIMUM PROPAGATION DELAY AT SmV	 MIL-STD-883.
OVERDRIVE	 Of Electrically and optically inspected dice for amnb
Is Complementary ECL outputs 	 of hybrid products
e 5052 lint driving capability	 a Available in the hermetic dual-in-line pm*ap
FUNCTIONAL DESCRIPTION
The Amaa7 and AwM7A ate fast dital veftap comoanton txn.
strutted on a single Whom chip wvth an advancetl high•InKrAtncV
process. The circuits Nature vary short propoptlon delays as wall
Ir ft excellent matching charecterytia. Each comparator has differ-
ential onaloE Inputs and complamtentary logic outputs compatible
With W441 loner of ECL. The output current capability a edopuaa
for drilling termrnsted 6011 trarrmlrsion lines. The low Input otlftts
and Mat delays mrb %haft rornpaoton aspaClelly suitable for
hlgh•speed orepur.i aMla}tod w1 aoonsrng.
The are Nrntkw to the AmW hlgh •spead cornoeretor
but pave been deHgMd to operate from a 5V pcmtwe supply
bnsteed of BV), dissi pating Was power than two Ant6a6's Separate
latch functions we prorlcled to show each comparator to be India.
pendently used in a sample-held nods. The Latch Enable Inputs
are Intended to W `driven from the co^^ MMntory outputs of a
arstandd ECL go". It LE n HIGH and LE to LOW the comparator
M(unctnl normally. When LE r drwen LOW end LE is tMiven HIGH,
the comparator outputs we locked In thew exlst'"o lolrcel flat". If








The outputs are open amnion, therefore external pull4own rnlstor+
we te0ulred. Thew resistors may be in the rang of 50-200f:
connected to -2.ov, of 2oo-200011 connaelW to -6.2V.
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DIE SIZE 0066" x 00116"	 1 Note his t n r.wvsd ray
91.R
AnM?IWA
AJ(IMU41 RATINGS (Above whieh the useful life may tse impaitled)
to S...'aly Voltage +7V	 Operating Tem perature R
- c, ut11y Voltage -7 V	 Am607•L A A-L -30 C to +85%
ioVa]..K
411111wt,a: Input Voltage
ii -v	 Amee7•M, Am657A•M
teV	 Star	 Temperature R•
-65 C to .125 C
-65% to WE
I C rant 30 mA	 Lead Temperature (Soldering, 60 Set.) 3OWC
0 ,	 auon (Note 2) 600 mw	 Minimum Operating Voltage IV * to V-1 0.7V




Ch.	 tcrl><tIC6 Am687-L	 Amee7-M
Pa►amear C inditton• INete 71 Min. Most.	 Mon. 3titan, units
O•	 Input Offset Voltage













aY^'	 of Input Offset Voltage 4won -10 010 -10 010 pVPC










y Input 9t45 Cu'r•nti








VCv	 Input Voltage Ranh -3.3 02.7 -33 •2.7 V
can 1	 Common Moo* Rejection Ratto Rs c. 100 n • -3.3 tt Vcm < 02.7 V 00 00 d0
Nast Supply Voila" Reject.on Ratio Rs a. loon, CVs • to l 70 70 d0
Ji- TA - 25• C -0 660 -0810 -0 960 -0510 V
Va.
i	
Output NIGH Voltage TA' T AIrnn.I -LOGO -0.990 -1.100 v
TA - T AImSA 1 -0990 -4700 -0.850
-%20
-0820 V
T A - 25% -1.SSO -1.650 -1850 1 -1.650 V
VOL	
i	
Output LOW Voltage TA - T A(fn,n I (	 -1.090 -1.876 1	 -1.910  -!.GoeI V
TA - TA!TaAJ -1_023 -192S -1.010 -1117111 1 V
• 1t•	 PCa^11va Supply CYr'Mt mAi A 32
y M1• 	N*gat.w Supply Cwnnt fnA
aDs+	 OPowel 0.41,pat.on	 . NS aSO mW
tChir	 Charac tariatiCS (V, n IN 100 m V , V,,1 - 5 m V )
Tw1m^n I	 T A A 25• C 00 8.0 mtw„ t •„t _	 i	 ►ropeaetw•t Delay, Ant697A
T A • T Alme n .1 10	
I
12.6 no
TAlm.n1[TA<25'C 10 10 m
p rooagetwn pear, Am687
_ TA' T Alma n 1 1• 20 ns
AMn,mym Latch Setup T me
	
TA - 25• C 40 40 t
2 , e,aw at 9myy • C 1 0, opwal.oA at 8-04 t I-paat.1Se &be" 'Its . c
3 -teee otne ,-W e0eC-1.ed V. . •6 Ov V' - -e 2V. VT - -2 OV	 /.. 0-0 AL - •On an a+-tcn-p cre cfa wf.ce P	 w• for a 100-V .no stop .11%
-V O.eld' . r• T 1.e WWAKeho,N 91.0n for V oe I OY Ie CMnA 11VAn. t oo, PO Ipd- *00-V Ne , the VCM,anM and f or is% w•O I V rWtdo"
ne A •A6.1 end A m6e TA 0 • 0 dee,aMO t0 meat Ina epac.l.c41.0AS a..en - the l0b l f S i te, tno• n N Se.1,l^Or.y,•, wa •pen NIeO1.M01 .11n o i'eM
•0 1 10 6.11-0. of Epp L P P%4 e1 •1061N
I`
PERFORMANCE CURVES
Propagation Delays as a Propagationt1.9 ts  O•IaW as • Output Rise and Feu Times
i Function of Input Overdrive Function Of Temperature as a Function of Temperature
l 111-^.. f1	 1y,1. a	 1<n ror,
r 1I 10.+1--......
`
ro	 1 •s01]	 -^ a	 ^f^ • 3 -
	 -10•-i -•	 T A • M' C a . l• •	 701	 vy1.7	 J1W-1
G ^	 1	 a:til t,4f
l
° •2 r o
10	 10	 m -10	 3b-  It s	 »	 ea	 all	 n 101 11s a -x
	
a a	 n .saw 160 1»
Ol IRON.*I -.+r To""RAtuol -'c	 . T5"rtaATv*I -'C
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2. TTL COMPONENT DATA
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$4174 FAMILIES OF COMPATIBLE TTL CIRCUITS
PIN ASSIGNMENTS (LOP VIEWSi
OUAO7IU/LS *-now r	 r	 •	 •	 ,r	 •	 ,
PIXITI V f -MM O OATIS
"ITN OK*4 LLlCTM GJ"%M
03
V.4 r	 •	 r.	 Y	 M
SN6403IJI	 5"141a U. NI
SN04LOS IS
	 SN14L03 14, NI
fn• 0n0• N S•I04L9O3 IJ, Tt)	 904114LSN3 11, Nl
SN0Aft71J. MMl	 SN140s IJ, M1
"aX MV(AT0R0
M	 •	 ••	 Y	 n
•	 a	 r	 •	 •	 •	 i
• M H W N M n









1	 r	 .	 •	 •	 r
-
r	 ,.	 n	 r	 w	 •.r




SNM04 lJl	 %W741,041.0.141 SMMIM IT)
l"~4444 SNMLSO4 IJ. MMI 	 9N74LSO4 W. NISNMf04 IJ, "1	 SN743" IJ, NI
"ex INV IMIf (AS
w	 y.	 V^^ rN	 ^^ r1.
•' r ^..{ u 4^ • ^1 ^:-.
,•	 •e	 n Y4 n ^ n
r	 ! r`te	 r	 'e	 •
"ITN ank-COLLiCTOA OUTPUTS
05





Nj	 ^..r.J	 L •	 .	 •	 1Y wR	 h YY	 w
sN►wt 1,•	 w).of u. NI tNt4at i"i
SNMNO• lJl	 w7t•as tJ. Mt tws4ws I"1
bn P•M H SNMliO• IJ, fMl	 wlt^_'M IJ. NIfN1U0f IJ. MMI	 w)ttoa IJ, NI







u	 v	 ..	 n
•	 u	 Vii'. '.l 'i..	 ,
06 I
%^V-A ^Ytt qtr t7 ^)a-^7.r'^l..	 .J .J
..	 ,•	 w i•y Y M W
S•• pop 
4N 9N64" N. "i	 SN74" U. •/l
TEXAS INSTRUMENTS
1••c urYi,r ♦ rl V
er4 • Wit Me M,1 Ka-4 •4eN .••e•
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64/74 FAMILIES OF COMPATIBLE TTL CIRCUITS
FIN ASSIGNMENTS (TOF VIEWS)
	




Y. J3	 I, 	 , . • • •	 1	 • • . • • /y	 N	 N .^
SN4M WI	 W7•M W. N1	 i —m






90.4an 0•p Ai	 1100 U. 0O 9"741SM IJ. I"
SNOAH U, VA W70SM U. III
OUAOA•N1S &•INPUT	 '•
IOSITIV644ANOOATOS	 n • r . • • •	 • • r • • • •
•TIT" OKN4O11SCTD11 OUTPUTS






W7A1 U. NI	 SNM01 IV"
W41S01 U. TTI 11"Mu/ U. NI 	 0111644,I01 WA0N4101 (T)
Y N
SN"HNHU 90174"01 U. NI
Ow pop 0.•





pusl•f1•. NIP•:	 I	 ^^	 .
G•,a•s>1 ui	 W 7•eT IJ. NI	 O.IS•e7 17r1
W4107IO$111144.02N0
	
OJ U. III	 04IOZIT)
010••.•.• OI	 0NM"f I/. ,MI W /•Li02 U. NI
W4f07 U, m	 1101074f07 IJ. NI
TEXAS INSTRUMENTSLau.ro.-/•o
w• ..-s• ••- r/, . ww ••.-• on"
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sk"311 Irf	 :"7426 I.A. "I
c"a4mo u, w1 t617asn u. 421 i
6NM37 u • M	 sN7471 u, 421
sk"Lu7 u• MII sNTHl ltI7 u, NI
fNM7s u, 7W	 sN747s u, Ni
tft"We u. IY) 6"Man U. NI
64174 FAMILIES OF COMPATIBLE TTL CIRCUIT=

























^^^ 1"rta' ^ 't-1 ^ F' ^ Fa ^ 7
'r	 a`i.
SMSA30 ul	 SN7430 u. N)
sN6a1/30 UI s147:4430 11. NI
SkWL30 (AsN7 t30 U, %I
sN641,6310 u, WI 610144f30 U. NI
111464M U. WI sN7AS70 W. Ml






+w• +s+ r. ru rr+...a vw naaa
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604 FAMILIES OF COMPATIBLE TTL CIRCUITS
PIN ASSIGNMENTS (TOP VIEWS)
• M N n





Y-A4 1	 I	 •
u	 1
I	 •	 1
SNS432 N. WI woo 1J, NI
So pM 6-28 SNS4LS32 (J.W1 SN74LS221J.NISNSK32 W. WI SN741532 U. NI
QUADRUPLE 2-INFT
Ir	 Y






FIT F51 Ipoffik	 lq.: . .	 /	 /
Y - AH r	 u	 n 0••
SNS•	 Ii. IN)33	 ► SN7423	 , NIU
SN54LS33 U. WI SN74LSU U. N)
S•• F•p• i•Z< ow 6-16
QUADRUPLE 2-INPUT y	
Y Y	 N a	 Y	 T




Y- AD 1	 ,
..	 N	 ^.	 w
•	 •	 I
K n w
popr 6.20 iN6437 W, W) SN74271J,N)SNS•L537 (J. W) SN74LS37 (J, NI
SNSaf371J, W) SN14137 U, NI
v	 t	 n
	 300	 y	 Ir




Fwiliw l•tS•: I	 1	 • I	 •	 r
^ • AB r	 »	 .r	 a w	 tr	 cro
SNS•3S IJ, WI SN7430 U, NI
SNb4LS3S U, W) SN74LS34 U, NI
SNSi57E U. W) SN74538 U. NI
Sw A•r••6-24 NW 6-26
TEXAS INSTRUMENTSl ft COMPORAT LO





64/74 FAMILIES OF COMPATIBLE TTL CIRCUITS
PIN ASSIGNMENTS (TOP VIEWS)
•-SIT MAGNITUGS 40 ^I%f T0111/




1	 1f	 11	 1	 1!	 1	 1	 ;n s7l 1
—_ .Y.w r•ro wwn
SNSASS IJ. WI
	
tN /•p IJ, NI
sk"LlSs I.I.WI RNNISH IJ. NI
SNSASis IJ, WI	 SN1ASSs IJ. NI
P.wb, tir Y.N • YM
iNS/LIS IJI SN/^lss IJ, NI
N` '1 ^11^tV^^^lirill"ilI
S.. pp 1 61
OUA011U►1s 144PU T IRCLUSIVS 40A "Till
86 v-A4)6•AO.Ag
fLlNl1ll.N 1MlR l..j^ ,j ^11V1^1_i ^1 ^^I l^^,l
lA1'uii
	
aulvi ^^	 ^ c_	 )	 1	 ^ ^	 ^	 I^
_h.l	 ^^1 -	 1 ^_ A	 Y	 v






H	 l	 H ,^
tl,^^,-r. 11;,l
"a ow lq SNA/UA IJI	 SNIftsi U. NI
^ 1 1I t 1L1111t^1L^7'^^^
u ,P .. 1. w a, au.
s/1►A34 (J. WI	 SNtASI (J. NI
SNMLSSS IJ. WI SN IILSSS 11 NI
SNWAS0$ Ii. "I	 SN/1sRs Ii. NI
ii
^l',i 1i^j11• ^N/j^f^l^ 41^^i
RNSALBO ITalr




^•	 r	 ^l v: r<a v^
L — L-- A1._.A'_-Al Al
L	 H Al A: AJ AA
N	 L H H H H
H	 N . L	 L	 l	 l
w . ^,^. N.M.. • ,Pr 1hM
SM ►y. 1 70	 Al A. AJ A. • ,\,. 1.•Y I^ iM rPyM bN iw•4l
TkXA5 INSTRUMENTS
Pr., M•,'. .r, M11 N••.. t. •w. N..1
SNSA Hst IJ. WI
	
sN FIItR: U, N! i






SNMLS10GA IJ, WI 6141I4ILSIOGA IJ,
fNNtto N, WI	 SN141101J, NI
NC — NP 1nNtnN .Onn..11Pn
A.
911041111J, WI	 fN7^1111J. N1
64/14 FAMILIES OF COMPATIBLE TiL CIRCUITS
PIN ASSIGNMENTS (TOP VIEWS)
DUAL J• IZ PONTIVEJJOOG-TNIOOGRID Pl1►•►lOM MIITN ►RESIT AND CLEAN
109	 FUNCTION TAGLG
INPUTS OUTPUTS
PNGSGT CLEAN CLOCK J O
L H	 x x	 x N	 L
N L	 x x	 x L	 H
L L	 K x	 x N •	N•
N N	 t L	 L L	 H
N N	 t H	 L TOGGLE
N N	 1 L	 H 00	 do
N H	 1 H	 N H	 L
H N	 L x	 x
AN04ATIO J•K MAETIM4LAVE FLIP•FLOM MTN DATA LOCKOUT
PUNCT90M TANG
INPUTS UT►U
PRESET CYAN CLOCK J	 K O	 S
L N	 x x	 x N	 L
N L	 x x	 x L	 H
L L	 x x	 x N •	 N•
H M	 SL L	 L 00	 60
H N	 JL H	 l N	 L
H N	 JL L	 N L	 H
N N	 JL H	 N TOGGLE
PPiPlme w": J • Jt •J7•J7
K - KI•K1•K3
S.. P.w"




MEfET CLEAR CLOCK J	 K O	 O
L N	 x x	 x H	 L
H L	 x x	 x L	 H
L L	 x x	 x N •	 N.
N H	 JL L	 L CO	 b0
N N	 JL N	 L H	 L
M N	 JL L	 H L	 H
H H	 JL N	 N TOGGLE
SP. P4P GAG
P.. .. P 1.n.11.n Ot 1yn.11N1lobe" M P.P• H.
* T.1...nl,rr.t.o. M MMt.M., M.1 N It —11 M1 PMM.t wMM PN..1 M4 t1.N wo." rNrrn N 1PN" In..ti— IINeft1 IWO.
TEXAS INSTRUMENTS
u^owrow^lco
VP.t r. v b.	 li"V* " ..N 'Use
226
SN6ELE112 IJ. W1	 SAIMS112 IJ, NI






SN54S113 IJ, W) SN74SiI31J,%I
54174 FAMILIES OF COMPATIBLE TTL CIRCUITS
PIN ASSIGNMENTS (TOP VIEWS)




PRESET CLEAR CLOCK J K O	 O
L H	 x K x H	 L
H L	 x x x L	 H
L L	 x x x N•	 H.
N N	 ! L L 00	 O0
N H	 ! H L N	 L
N N	 ! L N L	 H
N N	 ! H H TOGGLE
H N	 H It x 00	 00
1d{ pow E•N ww E•Y




PRESET CLOCK	 J K U	 d
L	 x	 x x H	 L
H	 L L 0O	 0O
N	 N L H	 L
N	 L H L	 N
N	 ,	 N H TOGGLE
H	 N	 Y X a t)	 60
S. I PPE" E M PIN E-"






_ _ INPUT S 	OUTPUTS
	PRE SET CLEAR CLOCx J K O	 0
	
^L	 N	 x	 x x N L
	
H	 L	 x	 x x	 L	 H
	
L	 L	 Y	 x	 x	 H,	 11'
	
H	 H	 L L OO OO
	H 	 H	 H L N	 L
	
N	 H	 (	 L N	 L	 N SNMLSI I4 IJ, WI SN74LS114 13.011
	
N	 H	 '	 H N	 rOQGLE	 ENSd51 t11J, WI SN70114 N, NI
	
L H	 N	 H	 x z Gp 00
S{tl P{F{{ IF EA Md 6 6E
f{{ {tVyn^ttln Df fu na l•Un IMI^t o n p i{{ ] ^.
a lnt a D n1^.. {t•vn ^t non{I{iN• .h{1 •. ^t w.11 n01 D{.I.t wnM D I {.{. {ntl tlNr ^nVul. I^ta,In f0 ih{.r ^n{a lr{ (h.{nl Ir{I.
TEXAS INSTRUMENTSI+.c off rll q ^r l np{I MrK{ {Ot MII tl^tl{{ ^{{^{ .1l11
22/
TYPES SN54121f SN64L121f SN74121. SN74LI21
MONOSTABLE MULTIVIBRATORS
WITH SCHMITT-TRIGGER INPUTS
lchem8o of kgwa and outpub












	A  4k  E'a
	'121: Np - 130 n NOM
	








MIN NOM MAX MIN NOM MAX
Supply
	 VCC
56 F-ly 6.5 5 5.5 6.S 5	 5.5 Va„76 Farrah 6.75
	
5	 5.25 6.75	 5	 6.25
N,V4ovv4 output uirfonl ION -600 -200 uA
Low4@%* 6umVt IVHMIL JOL 16 ,IA
IN. OddtWtt of riN or toll of input pubs Input, tl 1 / Y/fL opc wlputL Al, A2
gWl
1 1 Was
IgWt WON 00,4111. L-linl 50 t00 ti
E n ta.n61 t4Nrls rarat6nca. asn t
56 fartuh
76 famrh
1.6 30 1,6 30
1.6	 40 1.6	 60
lata•naOtwnmsrp6enfnIa.Can t 0 1000 0 1000 rf
Dury COO T •	 kn 67 67
^PIT - MAX R,. j 10 901
Op.attn6 1116114411 wnwr6wrn. TA 56 Fwr.IV -55 125 -55 125
-C» Farn.ty 0	 70 0	 70
TEXAS IN STRUMENTS
/N[Oft Pnif A I a0




TYPES SN54121, SN54L121, SN74121, SN74L121
MONOSTABLE MULTIVIBRATORS
WITH SCHMITT-TRIGGER INPUTS
• Proytammabla Output Pulse Width
With Rint ... 35 ns Typ
With R,,VC.t ... 40 ns to 29 Seconds
• Internal Compensation for Virtual
Temperature Independence





Al A2 a O
L x r L	 w
X L 4 L	 H




Is 1 N J--L 1J
{ 4 M
) a " J_L U
L x I ,J-1. -Lr
X L t J_L tr
F_ e.di.nat.On of function t.Ole
eyrn"ix tM PM 34.
description
1046121 ... J OR w PACKAOa
alaa41121 . , JON T PACKAOa
1474121, 14141021 ... J 011 N PACKAOa





t. To sew VV Inhet" hmfn@ rwtter, "..Wi P nl
to VCc, re, Imposed pu1Y -.11th .tcur.cv  .red
re41Mtabliity. ce in.tt so e.t.nyt reettor b"ineen
Aext^ce.t Md VCC w1M Arn t M.n<Ircultetl.
These multivibrators feature dwi negative transition triggered inputs and a single post tivt-trantitfon-triggered input
which can be used a an inhibit in put. Complementary out put pulses ate provided.
Pulse triggering occurs at a particular voltage level and is not directly rotated to the transition time of the input puts@.
Schmitt trigger Input circuitr y (TTL hysteresis) tot the 8 input allows jitter-fret triggering from inputs with transition
rates as slow as 1 volt'second, providing the circuit with an excellent notse immunity of typically 1.2 volts. A high
immunity to VCC noose of typically 1.5 volts is also provided by internal latching circuitry.
Once fired, the outputs are independent of further transitions of the inputs and are a function only of the timing
components, Input pulses may be of any duration relative to the output pulse. Out put pulse length may be varied from
40nano6econds to 28seconds by choosing appro priate timing components. With no external timing components
11.41., Rim connected to VCC. Cext and Re.ttCt,.t open), an out put pulse of typicall y 30 or 35 nanoseconds is achieved
which ma y be used a a d-c triggered reset signal Output rise and fall tomes two TTL compatible and Independent of
pulse length.
Puke width statwhTy is achieved through internal compensation and is virtually independent o f VCC and temperature.
In most &PPocanons, pulse siebtfity will only be limited by the 41ccuracy of external timing components.
Atterrh4141 operation is maintained over the full temperature and VCC ranges for more than six decades of timing
capacitance 00 pF to 10 ,wF) and more than one decade of timing resistance 12 kit to 30 kit for the
SN51121/SN54L121 and 2kit to 40kit for the SN741211SN74021 ► . Thioughout these ranges, puke width is
defined by the relationship tw(out) - Cex t RTtn2 • 0.7 Cex;RT In circuits where pulse cutoff is not critical, timing
capacitance up to 1000vF and timing resistance as tow as 1 4 kV me* be used Also. the r-nge of jitter free output
pulse widths is extended if VCC, is held to 5 volts Eric free air temperature is 25 ` C. Duty cycles as high as 404 ae
achieved when using maximuti recommended RT. Motitr duty cycles act available it a certain amount of puke width
jitter is alluwed.
TEXAS INSTRUMENTStics nw raA+rtu
.4141♦ OIr<e 410. MIe . OMt.a tc r x. rttet
229





Will Nom MAX MIN NDM MAX
UNIT
Supply VOINP, vCc 14 6	 6.6 1,75 t	 6.26 v
0%04rwt outowl C~I. IOM -400 -100 MA
Loeate•e1 output curmni. lot 1 a MA
fulM wrdtn.tw 40 40 fill
!My na" 1~9 tewanp. Ren t 6 160 6 an
EaterfiN ceotNtaMe. Cent me mttwttan No rwtnctton
wane cepaatuttlr a AeadCenI tetfiurtet 60 6o of
Oppatrn6 f?8Q'W t&nlpwplute. TA -66 126 0 70 G
ei*ctrical characteristics owe recommended operating free air temperature rang* (union otherwise notold)
PARAMETER TEST CONDITIOWIl SNS4Lv
$N?#LS.
-
MIN TYPI MAX MIN Typt MAX UNIT
V i ti 2 2 V
VIL L pr•-fhrar .npul -014V 07 08 V
V Input clamp ud VtC• MIN, 1 - -16 MA -1 5 -1.5 V
VOM Mgp4q +I output vplulp V • MIN,
V	 • VI mea
VIM •	 V,
1 N--400 pA 26	 3.6 2.7	 2,6 V
V OL LOtWeMI output utMle6e
MIN,
V O L, • VI mar




maarmVm input W wp VCC • MAX. V t • 7 V 0.1 0.1 mA
'IN N.pnIerrN snout torrent V	 • MAX, VI - 2 7 V 20 20 MA
1IL LowuvN moat current MAX , Y •	 i V -04 -01 rr1A
OS na1 <,rCWd output MAX _20 -1 - -100 mA
Icc
5u0my C.""I
(ouNKont or ugpredi VCC - MAX, fee Not 1]
l	 f 11 6 f 1 MA 
'LS12] 12	 201 12	 20
t ree pnMNM. MMn M MIN M MAX, use t11a Worewtaa •eNt aaeeNt&d urlde • te.afiuwandad aeralrrg eMettrefia
t All typltal •akw" M at VCC • 6 V, T A • 2e•C.
*Net marl I"n oft OuOr1 Meyld N Mudded at a I~ aM durallerl *1 tna dNrl4r 01 1nWre NI MtoM Ma aatMd
N0T66. 12. TO nytOun V OM at Q. VOL at a, Of '04 n Q. Maund tt aaYCeat. rots 2 V w 6 aM erev, aM put" A Item 2 V M 0 V.
13. W im MI Output& eon end 1- 6 V applied M MI dots MO [teal Inwtk ICc is meaerretl 41W a memMt&ty 6rerM, t11M A6 V. a
retied to t leek.
twitching characteristics. VCC - 5 V, TA - 25'C, we not* 14




Coat a 0.	 Neat • S kn.




1PML A t) R n'56
Rtp M Clow O 20 rt1
tpLM 26	 eS
1	 m,n A o' 116
	
200 fit
1„p A a e 0 Can • 1000 pp	 Rest '0 kn. a	 e_6	 6 X1C L -16 Of -	RL•2an
t VLM a 1wao Olsen delay Itme, lear. tlwgh-Wv output
rML a NMaealrar• womw R-WW ngn H-10aM60•4 Nt"I
b.O a ..do, of eutaa at putpul O
NOTE 16 Ladd eMrv.1 aftd ,Wlspt +.avpf prrrp era •pawn M dada3A 1.
TEXAS INSTRUMENTS
Iwl ON rn p also
roe• a►•.ca ar. 1=1• twtu nua laser
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n •
TYPES SN54LS122, SN74LS122, SN54LS123, SN74LS123
RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
TYPICAL APPLICATION DATA FOR 'LS122,'LS123
The basic output pulse width is essentially dater•
mined by the values of external capacitance and
timing resistance. For pulse width$ when Cext <
1000 PF, see Figure 7.
When Coat > 1000 pF, the output pulse width is 	 vCC
defined es:
tit, • 0.45 • AT • Cent
where
AT is in kfl l+ntornol or external timing resistance.!
Coat is 
in pF
tw is in nanoseconds
For best results, s ystem ground should be app lied to
the Ce ttt terminal The switching diode is not needed







'LS 122, 'LS 123
TYPICAL OUTPUT PULSE WIDTH
vsEXTERNAL TIMING CAPACITANCE
—rassssr^--






RT • 10 kSl
:+	 I RT • 5 kS1
101
	 10	 1	 1
Ccxt —Ex ternal Timing Capacitance-91'
t Tt1w t,lw OI rwnt,nr• „r,W, IM	 to, w• PK
M, Nil WIN" W.- —V of N., SNMLS 4^ta.,•tl
TEXAS INSTRUMENTS
.4ti I.N t e nse ♦1 t l^










TYPES SN54122, SN54123 T S111540221 S111541123/ SN54LS122/ SN54LS123/










~ ^OyTPyT IIIt1lOUT "s Tam"Ok









OUTPUT 0.8 CONTROL U•uq
 CL$A" INPUT
NOTE Aelffew po lo, 1•M•I1 1101 TIM Nt ro 0.22 Co• . Ill 0K01010.11 MMN••Ma ot%• 1p"—, tear ow1IN.
FIGURE /-TYPICAL INPUTIOUTPUTPULSES
schematics Of inputs and Outputs
,a2. - ,la. - llaa. 1127 Giwa:ut,f
EQUIVALENT OF EACH INPUT
	




•172. 't I] A•t00tlNOMOlMr wo7Ub ol'127.'12] wW"ONOM
	
pw ^rlup ol'a122,'l17] Ap•4t0N01A	 '1122.'l123 A•200t1NOM
01na wool ot'022,'l17] Ap • 11 \O NOM
as




1pllt M•K^ Ma Mtl • Waa• •^•N 1o, I1
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TYPES SN54122, 311164123. S111641.122, S111541.123, SN54LS122, SN54LS123.
SN74122, SN74123, S111741122. S111741.123, SN74LS122. SN74LS123
RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
10
or D-C Triggered Imm Active-Nigh or
Active-Low Gaud Logic Inputs
• Retrigpwabie tot Very Long Output
Pupa. Up to 100% Duty Cyfde
e Overriding Claw Terminates Output Pulse
• Compensated for VcC and Temperature
Variations





FUNCTION TABLE	 FUNCTION TAalt
INPUTS IS
CsIAA At A! as a! O a
L x	 K x	 n L «
• N X K	 X L N
A n 	 • l	 n L X
• K	 n K	 l L «
« L	 A }	 « A U
« L	 K N	 , rl L"
« X	 L t	 X rt V
X n 	 L N	 f n U
« N	 , « « n v
« I	 , N « TL 1J
« y	 « X	 N A 1J
t L « n tr
r n 	 L N	 « J7 v
a" e.Plenetien N ri.."i" seorM en pee. 34.
da icription
Thee dt triggered rtultivibretort feature output
pulse width Control by thr" methods. The basic
pulse hrrs is programed by selection of external
resistance and Capacitance values (see ty p ical appbca-
tion dotal The '122,'L122, and'LS122 he" internal
timing resistors that allow the Circuits to be used with
only an external Capacitor, it to desired. Once
triggered, the basic pulse width may be extended by
reingge ring the gated low-Ievel-actwe (A) or high.
'	 W441t7,VML$122 ... JORw
OMML122 ... J On T
afe7Mta f.M•7e►1st sanettta... JON N
SNM 1 t1. PM L0123... J OfI w
P ML123...J
$1!7./73, {/4174.173. SN74LS123 ... J ON N
ITOF VIM 114E NOTES 1 TMnU 41
1 Ralf 1 7
V	Co., at
	
10	 313 6.11 M	 1A





1	 t 3	 • S e t	 t
IA	 Is 1	 to
	 30 7 ! Re•I/ ONO
CLR Ce.t Cen t
leeie: we tWittwn table
tAryl'S OUTPutt
tLeAst I A	 a O	 a
L A	 X l	 X
n X	 X l	 N
K X	 L l	 X
X l	 l A U
N 1	 « rl	 U
1 l	 N J% V
level-actire (61 inputs. or be reduced by use of the
overriding clear. Figure 1 iltustiatrs pulse control by
ratriggeritlg and early ekar.
The 'LS122 and'LS123 ire provided enough Schmitt
hysteretic to ensure jitt« . free triggering from the 6
input with transition rates as slow as 0.1 millivolt per
Mrgsetond.
NOTES. 1. A: 	 bw«ry teOK HM I-" M tewne.4N MM.60n C,.1 ere M.."Ce. 1 ioe•i.iwl.
2. to r60 the mre'nei nn.,ry re.Xi0, N'I!!. '027 0, 'last!. connect R,n 1 a VCO
3. For —We~ PW" _dt" .fecwecy end 'eo60teAd-". 9e"W1 en e.t0,n0 '60X40, bet..*" a"I/Ce.1 one VCC c.iM 11111«1I
o"..N9.N1eA.
4. To obtain *W W O e iri.e .NNee, 96inee4 on e.X"1Ni •eneMe r60X4eXre IreL.e.e R i11t 0, Ro.,rCom e"e VCC•
TEXAS INSTRUMENTS
1..1 ouro« AI s u





DISTINCTIVE CHARACTERimep LOGIC DIAGRAM
• awwtbq and rnonsine«tirg aeabfe i ohm
• Am2SL5 devices offw Wo following improvements ow ►
AMP/74LS
— Hiow egad
— WV lovar VOL









The Am25LS138 is a 3—fine to 8-hrte decoder /demuhiplexer
fabricated using adanad Low-Power SCho"Ity aehnologv.
The decoder hr three buffered eaten inputs A. S and C MD— ••
that we decoded to One of eight Y outputs.
One active-HIGH and two act ive-LOW
 
enables an be used
•
for getirq the decoder or an be used with incoming date ••
for demuitrobxmg apphatnons. When the amble input
function is in the disable state, all eight Y outputs we NIGH
r•gMdlea of dw A. 8 and C eslect inputs
e •r
The AmULWULS138 is a standard performance version
of the Am25LS 1 38. See appropriate elect r" Characteristic
_ ON 	 for detailed Am25LS improvements.
CONNECTION DIAGRAM LOGIC SYMBOL
Top View




N	 N	 N	 q	 11	 ^^	 N	 • •	 ••
•	 Oi•
•	 on
•	 e	 C W on 41 •r cue N	 w	 N	 of	 11	 N	 •	 r
Vcc•Pmto
how •- / y w•w•ae nor wNw•n-wl 6Np • M a
234
AmULSMLSf74LS138
•	 ELECTRICAL CHARACTERISTICS Am26LS1311
The Following Condition, A00v Unity O"wM. $eN Will,
COM 'L TA • OeCNe70'C	 VCC-SAva6%	 WM,-4,76V MAIL -626V1
MIL
	
TA • -WC tO e126'C	 Va • $AV a 10% 11MN. • 4,00V MAX, - S.60VI
DC CHARACTERISTICS OVER OPERATING RANGE	 Tr►
/tiamawt	 Tau cabdra s" aO.e. t 1	 Min.	 t1Ven 21	 M61L	 Uf"
VOW Oaten NIGH Veelap VCC - MIN.. ION • -44%AVIN a V IN r VOL
MIL as 3.4
vowCOWL 2.1 3.4
VOL GItIWA LOW V61100 Vow 
• MIN.
IN' VIN « Vtl
1	 • 4" 0.4 Veh1
IOL -a" 0.40
VIN WW A NIGH LOW HG1IeraOAaf A ,	 .9, "Oct"eNt40 IV ON wow" 2A ella 
VOL IOWA LOW lt1wM Gtwer"Osat Itlpwt we" lvoteee let on a~$
MIL 0,7 VttNeCOM'L 0A
VI Inter/ Clanle V~ V C • MIN., IIN • - /OIOA -7,0 vom
O IL Initial LOW Cttttem Vet; • MAX., VIN - OAV -111,2; WA
I IN bgltl "ION C1YteO1 VCC • MAX- VIN - 2. IV ^	 30 rA
11 IOWA NIGH Cw-tent VCC - MAX., VIN - 7.0V 0,1 MA
OwtWA owl C 16- cut►4ro
IN*" 31 VCC • MAX. - ib -416 MA
1CC Po~ Swwv Cwtent VCC - MAX (Mete 41 43 to MA
ELECTRICAL CHARACTERISTICS AmS4LS174LS138
The Follow" Conditions Apply Unleu OtMrwla Spnifted:






DC CHARACTERISTICS OVER OPERATING RANGE
	 Typ.
Hannan	 Daalptton	 Tat CondttlotN tNote 11	 Min.	 INOW 21	 M".	 Units
VOW Ow1W1 HIGH V~ VCC • MIN., ION • -400uA	 MllVIN • VIHet V OL	 COM'L
2.5 34 Vol"2.7 2.4
VOL OwNI LOW Voltage VCC • MIN	 All IOL - 4-AV IN - VIHO. V IL ! 74LSenly,lOL14-A
0.4 Vol"04
VIM Inpl NIGH I" CwMenteed.ttptlt We •CM HIGH
-ptl p0• Ipt 811 rnp^la 20 VOW"
VOL Itteul LOW Le-0 Guranned Mpul IOetcM LOW MIL
-Otto" IV ab mpuls	 COM L
0 7 Vol"0.0
V I Inp.1 Clen.e Valletta I	 VCC - MIN	 I I N • -IS.nA -1.6 VN/a
IIL It101.1 LOW Cwrent VCC - MAX., V IN -0.4V -0.26 WA
IIH IttpVt HIGH Cw.enl VCC - MAX., V IN - 2 7V 20 rA
1 1	 Input HIGH Current VCC • MAX, VIN - 7 OV 0_1 wIA
IK Output 16"1 CNCwII C.lf*mi	 (Note ^I VCC - MAX 	 i	 - IS -0S mA
ICC tuna. 16.vow C."Onl VCC - MAX iNate 41 43 10 tnA
Notes 1 far tdnd• 1.. •-t New- N MIN e. MAX uM 1-0 epp• Op. .ele •a• ..e IPOC A N4 .-Ow a .eal t xa. t.-arK/M.al •tt to. Ike aw"KN'e de-.Ce It44
7 1'vpxN l...ae w at VCC - It 0 V. 26'C 0-6. ' M4 	 teed..%
3N41 ..3.• a 1-Mime O.ttfvt N%uN r MN NO at a I -M Ortat." of too ~I t..t...1 tool *Hula M1 ooaMa a-e M[M4
a Or10..16 averted e-d set-
MAXIMUM RATINGS IAtwee tvhlCh the uw ful 1119 may tW lmpanted)
Stage Temperature	 _	 -6S•C to -150'C
Tfmoetatute IAmb.entl Undar 04s 
	 -55"C to a 125'C
Supply Vol" to G•Ound Potential ivin16 to r-n 8) Cont.nuous	 ^-0 SV to -7 OV
DC Vol tage App6 rzd Ao Output% tot HIGH Output State 	 -0 SV to -VCc mu
DC Input V_oitpe _ _	 --^-	 -0 SV so -7 OV
DC Output Cuttent, Into Output 	 70mA
OC input CurrtnO
	






AM25L52S A • Am54LS/7461-3253
Out K To 1-Ut» Wm
DISTINCTIVE CHANACTUISTICS
• 1101011h1 serial to pore" conaelow
• Swr4w0. 'LS1S3. ailed 01010491110. 'LS26i. WW WSIGM
• Am26LS Asum oMar to follow *4 kwovis Mn ow
AinM/74LS
— 64mV Iowa VOL
- Twice Via fan-oat owr military rmp
— 44OpA moot currant
• 100% product ~mince screening to MIL•ST0483
ripr *W*M
PUKT10NAL IHSCIII►TION
Thm Oral lewdnPA ruudti/1amal povida O» Digital
ogmweWd of • Iwa4•1•. ter pmtWn %*Uh with OW poll-
11100 M both awlwhel test by tM I"io Mash SUIPO O 10
On nfsot Omma A and B. Each moon of 1M Am25LS167
has • SOWS • seci•••LOW an•ble Istr•bs) input tut lor•sa
tM "W of Owt "awn LOW when s NIGH Meal is
"O od ragardim Of ON oMa WOOL
TII. AM25LSM fsathlres s OWW41M M04W to on"r-
fee+ with hawgonis•d systems. Each faction of Oq
AM25LS263 ha a aoaaa adiw•LOW mowut control
Vial Oiublsa Via owp,n driwr IMgh .inlpod&W state) of
Vial section when a HIGH logic baal is pplw r"Wom
Of flea ~ w4w".
The A+n54LV74LS161 and 263 we "wWwd pnfamMn•
wniom of ow Am2SLS163 and 253. See swophava Moo -















K! I 's 	 C . qx	 • W
f
qp• A. 1 N mwbod fw ww""t.en












0pLV?4L2153 a A0441LU MSM
gLaCTR ICAL CHARACTERISTICS
104 11 00va" Cww4w% App111 UIWu 00ww1w Speafiw.
fit TA ' O'C a NWC	 vre • SAY t IM	 P401. ' 4.75V MAX. • S,26VITA • -!f C a •tnoC Vcc • fAV t 10X *MIN. • amv MAX. • f.
OC CHARACTERISTICS OVER OPERATING RANGE
Ornttwob"	 Tom Cendmetn plMw to	 MM.	 TYA.te►w p	 M1111.	 UtMp









3A VMw64"M t00 ' —ItnA 2A 3.4
WSM1 SON • - ANA 2A 32
VOLl trutl LOW V~
AM, t





ttsttop to Ni ^t
	 "IQ"
onlo1A ~ N«o- L	 h	 HL6





Y I Mph" Ctorrtr V~ VCC' MAX.. VIN' —10" —1.6 volts
iK input LOW Cvrrm VCC • MAX.. VIN • 0.4V -0.36 MA
IM ~ "to" Cwmm VCC • MAX.. VIN - 2.7V 20 JWA
4 In4wHN304Cw@M VCC -MAX..VIN'70V 0.1 NA
107








Ou tput Lnwt cocv.t	 rfit"
INen 31 V	 MAX.CC' —it —100 ORA
ICC Pews fuooly Cweww VCC' MAX.Ihose 41
LSIS3 f.7 to tnA
Lt2U 1 7 12
ShOwN 1 •« a•M.tMnt Mt+rn «MIN w IAA n uw Mt ttNrttp .ttt .64" W[.f.N widow l oft NKM CRMtt W411• tw MM wl'I lt1 t..*
2 t roost, I.n..t• rt t VCC • 4 o v, 2l' C tnH.tM 0..0 .. t..n..un .tttt.nl
3 Not mote MM •M W t•Nt •NNt It M fnMttt « t t.tM 0vtct.0- N "%* Mrt g s"Im" 6"1 M.Nu/tt ..tN Os good too Mre.0
4 /CC N r•ttowttd .'.M W. •NtpuN NM MII NI -0..14 rMn/N
AM25LS153/64LS153
SW ITCHING CHARACTERISTICS







Mot.	 Typ.	 •	 Mon. Units	 Ton C-I dtuom
Dols to OutputMM"
yl04
t	 --^	 Tract t• OutputOWL
I M
CL' 1Sao
OIL • 2 chi)
10 0	 if 17 7{
it 21 I	 it	 29
M1S 23 'S	 38
L+t^r ftr•W t@Qulpyt 1--2---'^"—is 2•	 1	 32 M
Am25LS153 ONLY
DVITCHING CHARACTERISTICS A"%ZSLS COWL AtnZSLS MK
TA - 0•C to • 70"C T,. - -$6'C to • t25'COV ER OPERATING RANGE'
vc- • $.OV -s% vcc • S .oV 2 1 014
hnnreta•




























Am25LSI 57 • Am54LS/74LS157
Am25LS158 • Am54LS/74LS158
Uuadruplo Z-Lino To 14Jm Data SolMors/Multiploxon
DISTINCTIVE CHARACTERISTICS
• Selects Iout of eight data inputs with single select Tina and
overriding strobe
e Inverting 'LS158 and Non-irwating'LS157 configurations
e Standard TTL outputs




— Twice the fan-out over military range
— 440#A source current at HIGH output
e 100% product assurance screening to MIL-STD-883
requirements
FUNCTIONAL DESCRIPTION
These data selecton/muhiplaxon are used to select a 4-bit
word from one of two sources. The four outputs at the
Am25LS157 present true data with respect to the input
data. The four outputs of the Am25LS158 present inverted
data with respect to the inputs and also minimize propaga-
tion delay. A' common active-HIGH strobe (ectiver-LOW
enable) is provided on all devices.
A single select line. S. is used to select one %.f the two
multiplexer input words. When the select is LOW. the A
input word is present at the output. When the select Is
HIGH. the B input word is present at the output.
The Ar154LS/74LS157 and 158 are standard perfomnana
versionsof the Am25LS157 and 158. See aPprcpriate electrical


















s 1e N va	 - 1e	 ro va
LOGIC SYMBOL
3 3• • 11 ro 1• is	 3 3 e • 1• to Ice 13
L
1• 1• 3• 3• 3A 3• Y N	 1• 1• 3• 3• M " Y M
1	f	 1	 {
'u l{7	 Y
N	 G	 I-	 G
tr	 ri	 >r	 •v	 11	 IV	 T	 •v
•	 1	 •	 t7	 •	 r	 -	 is
Vcc - Yin to
GND - Pin S
u 1 is a	 1•	 L	 3 to	 a
1• 3 1• Y	 i• C 3 N	 Y
-
11 C 4 13 M	 f7 C • 13	 N
't3i{T 'LstY
2• C • y •v	 L r { 12	 iV
„ • 11 3•	 30 r • It	 3•
ri 3e	 F	 + ro	 30
a"L., _J. 3,	 0140	 • •	 ><





&u SLS157 a AM25LS158
ItECTRICAL CHARACTERISTICS
go Fell owirl9 Conditions Apply Unless Otherwise Specified:
QPM
	
T A • 0 C to 170"C	 VCC - BAY t 611	 IMIN. - 4,79V MAX, - 5.25V1
in	 TA - -55'C to 41251 0	 VCC - S.OV t 10%	 IMIN. - 4.tt0V MAX, • 5,90V1
CC CHARACTERISTICS OVER OPERATING RANGE
-elan	 D"aiption	 Test Conditions (Nate a 	 Min.	 Tvam-:te 21	 Max.	 Units
VON	 Output HIGH VOlte"I
YCC - MIN., ION •	 440pA
VIN • VIN or V IL
MIL 2.5 3.1 yispaI COWL 2.7 2,1
VOL	 Output LOW Vol""
F
VCC - MIN.
VIN • VIH W VIL
IOL a 4mA 0.4 Vale1	 • &nA 0.45
rIH	 i	 Input HIGH Level
Guaranteed input logical HIGH
voltage fix all rtYub 2 Vol"
y1L	 Input LOW Level Guaranteed input I #wed LOW	 MILvoltage for ell atpWe	 COM'L
0.7
Vat" .OA
yI	 nput Clamp Volta" VCC - MIN.. I IN - -151nA -1.5 Melts
Input LOW Currant VCC - MAX.. VIA; - 0.4V S or G -049 mAA or 8 -0.4
(111	 Input HIGH Currant VCC - MAX.. VIN - 2.7V it pAA or 5 20
11	 i	 Input HIGH Current VCC - MAX.. VIN - 7.OV S or G 0.1 1nAAwe 0.1
Output Short Clr:utt Current
(Note 31 VCC - MAX. -15 -59 MIA
►oeveeIOC	 Supped Current VCC - MAX.INote 41
LS157 9,7 16 tn/1LS158 49 9
ante 1 eor COnOIUong MOrnn N MIN W MAX„ uN the
	 value soeCd.ed under Elec lr real Cnara*ter4hp for the WplKabN device Wise.7 Tvp.cal l.m.ts ere at V CC - 5.0 V, 25- C embfMt and mea,mum IPedfnp
Net mere than one output Should b* Shorted at a bme Duration at the Mort circuit that Mould not Onceed 400141 Heand.
e 'CC is meaWred with all output$ open end 4 b V applied tag all inputs
Am54LS/74LS157 a Am54LS/74LS158
ELECTRICAL CHARACTERISTICS
% Following Conditions Apply Unless Otherwise SPecitied:
COM'L
	 T A-O'Cto • 70• C
	
VCC -5OVt5%
	 IMIN -47SV MAX.-525V)
VOL
	 TA--SF'Cto- 1 25-C	 VCC -S.OV•10%	 (MIN - A WV MAX.-5.50V)
DC CHARACTERISTICS OVER OPERATING RANGE
F rameten
	 Description	 Test Conditions (Not* I1	 Min.	 Tvp.(Note 21	 Max.	 Units
EB
TVON Output HICK Voltage VCC - MIN., ION - -400,AV I N - V IH or V IL
Am54LS 2.5 3.4 VoltsAm74LS
1 VOL Output LOW Voltage VCC - MIN.	 I All, 101.• 4MAVIN - VIN Or V IL	 ^74- LS only, ION -8mA i
Gunanleed mput logical HIGH
voltage for ail .npuis
0.4 VoltsO.S @
V IN Input HIGH Level 2	 ii Volts
l	 Vtl Input LOW Level Guaranteed Input logical LOWvoltage for sit Input
mS4LS i 0.7 VoltsAm74LS 0.8
VI Input Clamp Voltage VCC - MIN„ ION - -18mA -lb Volts
1 1L Input LOW Currant VCC - MAX., VIN - OAV 1 S or G -0.8 mA
A or 8 -0A
1 101 Input HIGH Currant
	 I
_
VCC - MAX., V • N • 2.7V S or G 40 pAAof8 20
'	






Out put Short Grcu,t Current
(Note 31 VCC' MAX.
----
-15 -100 mA 




"Oleo 1. For Cond.t.One Shown as MIN. or MA x WOOt he OPPrOP r 4'0 value 1041c1 0 .*4 under E leCtf.Ca l Chatacl*r ,WCe for the applicable OOYKe tV41e
tT vP•Cal I.M.TS are at V CC - 5 0 V. 25 - C amo.ent end ma..mum 10.11 ­13
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Decade 1'LS160A and 'LS162A) and binary ('LS161A and
'LS163A) counters
Asynchronous 1'LS16DA and 'LS161A) and synchronous
1'LS162A and 'LS163A) clear inputs
Am25LS devices offer the following improvements over
AmS4/74LS
— Higher speed
— 50mV lower VOL
— Twice the fen-out over military range
— 440ivA source current
100% product assurance screening to MIL•ST04383
requirements
FUNCTIONAL DESCRIPTION
The Am2SLS160A, Am25LS161A, Am2SLS162A and
Am2SLS163A synchronous. presettable counters have inter•
rhal look•ahNd carry and ripple carry output for high-speed
counting applications. The Am25LSI60A and Am25LS162A
are decade counters and the Am25LS161 A and Am25LS163A
are 4-bit binary counters. Counting or loading occurs on the
positive transition of the clock pulse. A LOW level on the
load input causes the data on the A. B. C and D inputs to be
shifted to the appropriate 0 outputs on the neat positive
clock transition. The load need meet only the set-u p and
hold time requirements with respect to the clock,
The Am25LS160A and the Am25LS161A feature on asyn•
chronous clear. A LOW level at the clear input sets the G
outputs LOW regardless of the other inputs. The Am25LS
162A and Am25LS163A have a synchronous dear, A LOW
level at the clear input sets the 0 outputs LOW after the next
positive clock transition regardless of the enable inputs.
Both count-enable inputs P and T must be HIGH to count.
Count enable T is included to the ripple carry output gate for
cascading connection. The enable P or T inputs need most
only the setup and hold time requirements with respect to
the clock.
The Am54LS/74LS160A series we standard performance
versions of the Am25LS160A series counters, See ap pro-
priate electrical characteristic tables for detailed Am25LS
improvements.
LOGIC DIAGRAM
Am26LSI60A Synchronous Decade CerunNr
+wrw.
Am25LS162A synchronous decade counters we similar; how
ever, the clear is synchronous as shown for the Am25LS163A
binary counters.
Am25LS163A Synchronous Binary Counter
Am26LS161A synchronous binary counters are similar; hour




'	 Am25LS160A, 161A, 162A and 163A
ELECTRICAL CHARACTERISTICS
The Following Conditions Apply Unless Otherwise Specified:
•	 C01i	 TA - 0`C to +7WC	 VCC - 5.0V t S%	 IMIN, - 4.75V	 MAX. - 5.25V)
MIL	 TA - -65'C to -125'C	 VCC - S OV 1 10%
	
IMIN. - 4.50V	 MAX. - S.50V)
DC CHARACTERISTICS OVER OPERATING RANGE
t'anmeters	 Description	 Test Conditions INot* a 	 Min. Typ.INote 21 Max. Units
VON	 Output HIGH Voltapa 	 VCC - MIN., IOH -	 A	 MIL	 2.6 3,4V IN' V IH Of V IL	 COM'L	 2.7 3 .4 Volta
VCC' MIN.	 IOL - 4.OmA ,	 0.2S 0.4VOL	 Output LOW Val op Vol"V IN - V IH - V I L 	IOL-8Or'A 0.35 0.45
' VIH	 Input HIGH Level	 Guaranteed input logical HIGH voltage for all inputs
	 2.0 Volts
VIL	 Input LOW Level	 Guaranteed Input logical LOW	 MIL 0,7 Voltsvoltage for all Inputs
	 COM'L 0.8
VI	 Input Clamp Voltage
	 I	 VCC - MIN., IIN - -18mA -LS Volts
A. 8, C. D. EN P. CP
-0.4
I I I L	 Input LOW Current
	 VCC - MAX.,VIN - 0 AV	 Load. EN T -08 mA
Ciear'160A.'161A	 l
Clear '162A,	 163A -0.4
A, B. C, D, EN P, CP 20
I1H	 Input HIGH Cur , ::­ 	VCC - MAX., V I N - 2.7V	 Load, EN T 40 pAClear '160A. '161A 20
Clear 162A. '163A 20
A. B, C. D,ENP.CP 0.1
load, ENT1 1
	Input HIGH Current	 VCC - MAX., VIN - 7.OV 0.2 mAClear'160A.'161A	 I 0.1
}	 Clea, '162A.'163A 01
ISC	 Output Short Circuit Current	 VCC' MAX.	 -15 -85 mA(Note 3)
Power Supply Current	 IICCH	 i All Outputs HIGH	 VCC - MAX (Note 41
-	 ^-	 -
I	 18 31 mA
-13ICCL	 Power Supply Current	 VCC 'MAX eNote 51 I	 19 32 mAAll Out puts LOW
	 I
feet„. 1. forConditions Mown as MIN or MAX	 use the appr 00 • -ate value Spec ified under Electrical Characteristics fo r the applicable device type2. Typ ical I'm lts era at V CC - 5.0 V, 25'C ambient end ma+Imum lbading].	 Not more than One Output Should be snorted at a Time. Duration of the Sho r t Circuit lest Should not e+Ceed One second.4. I CCH i s meafure0 with the IOad . n put HIGH , then again with the load Input Low, with all Othe r I nputs HIGH	 no all Out p -,t% 001..5, ICCL Is measured with the Clock Input HIGH, than egaln with the Clock in put LOW, with all Other I nputs LOW and all Outputs open
MAXIMUM RATINGS (Above which the useful life may be Impaired)
S torage Temperatur e 	




	 _	 _	 -55'C to +125°C
Supply Volt a9e_t o G round Poten tial
 (Pin 16 to Pin B) Centlnuous
	 -O.SV to +7.OV
OC VOltaoe Aoolled to Ouinuts for Hlnh nutnut Stars 	 _0 5 V m +V__ mw
-0.5V to +7.OV
vL, UUtput Cu rren t . Into Outputs	 3OmA
OC In put Current
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Am25LS164 • Am54LS/74LS164
$-Sit Serial-in, Parallel-Out Shift Register
DISTINCTIVE CHARACTERISTICS
e Gated vial inputs
is Asynchronous clear
e Am25LS devices offer the following improvements over
Am54/74LS
— Higher $rted
— 50mV lower VOL at IOL ! 8mA
fan-out— Twice the fa - t over military range
— 440NA source current at HIGH output
a 10011 product assurance screening to MIL-STD-883
repuirements
FUNCTIONAL DESCRIPTION
The Am25LS164 and Am54LS/74LS164 are eight-bit. trial
in/parallel out shift registers built using advanced Low-Power
Schottky processing. A gated input provides enable/disable
control over incoming data such that the data an be entered
or logic coos an be entered into the register.
An asynchronous Near input an be used to simultaneously
clear the tight flop-flops in the device. Whir• the clear input is
LOW. all internal flip-flops are forced LOW independent of
the clock input. An incoming data bit is entered into the Of
flip-flop and the data in all internal flip-flops is shifted right on
the LOW-to-HIGH transition of the clock input.
The Am54LS/74LS164 is a standard performance version of
the Am25LS164. See appropriate electrical characteristic tables
for detailed Am25LS improvements.
LOGIC DIAGRAM
CONNECTION DIAGRAMI	 LOGIC SYMBOL
Top View
vCC G, OG 01 of CLK C9	 i	 r
r. q rr n •o t	 ^	 .	 ^
C1r.K
•	 nocr
e ^ 	 7	 r	 .	 •	 •	 O.	 00	 0-	 On	 of	 o.	 Or.. 0..
.	 s 0. of OC 00 Gho	 r	 4	 s	 •	 ro	 rr	 rr	 it
Vcc . P.n u





The Following Conditions Apply Unless Otherwise Specified:
COM•L TA a OaC 10 +70a C	 VCC - 11.0v ta%	 MIN-4.711V MAX. e b 75 V
MIL
	
TA• -SS•C to-12eC VCC-S.OVttO% MIN.•41110V MAX-550V
DC CHARACTERISTICS OVER OPERATING RANGE




VON Output NIGH Voltage VCC • MIN., ION- —44p PAVIN • V IM Of V IL
MIL 2 S 3.4 VoltsCOWL 2.7 14
VOL Output LOW Volts" VCC	
MIN.
VIN • V IM Of VIL
IOL • 4.0MA 0.25 0.1
Volts
IpL • B.OttsA 0.75 0.45
VI M Input HIGH Level Guaranteed Input logical HIGHvoltage for all Inputs 2.0 Volts
VIL Input LOW Level
_
`	 Guaranteed Input logical LOW	 MIL





V I Input Cla+rtp Voltage I	 VCC • MIN., I IN • -18MA i —1.S Volts
1tL Input LOW Current VCC	 MAX.. V I N • 0.1 V
Clock. Clear —036 ttsAA. B
-04
I IH Input HIGH Current 	 VCC • MAX., V IN • 2.7V 20 SIA
I t Input NIGH Current 	 —•	 VCC • MAX., VIN - 7.OV	 j 0.1 InA
ISC Output Snarl Cuont Current 	 I	 VCC - MAX.(Note 3) -IS -85 null
r-CC
Power Supply Current	 VCC - MAX.(Note 41 15 27 IAA 
Nolen- r for CC n o,% , On , mown M MIN. or MAX ^Se 1M a00 , 00 r.ale .Shia so" .rie0 cancer Elect r ical Characteristics to, the 4001 • tAO If Cli tw Oe.
2 Typical IIM,r. ne at VCC • S 0 V. 25"C aMeent and MasiMUM loaonq
7 Not Mora tnan one out put SAOrIC tie Shorted at a te— 0u181wA of the sno r t a 1 1-1 lets should not a.ceed one second
4. Measured with out puu COCA, meal -puts grounded, and • MOMOntv y pound, tnen 4 S a0111,e0 10 the uear ,rout.
Am25LS a Am54LS/74LS
MAXIMUM RATINGS (Above which the useful life may bt Impaired) 	 I
Storage Temperature -65'C to -150 C
Temperature (Amblentl Under Bias -55°C to +125'
Supp ly Vo l tage to G r o und Poten tial Co n t inuous
_
-0.5v to +7.0y
OC Voltage Applied to Outputs for High Output State -0.5V tO+VCC rNs.
OC Input Voltage	 - -0.5V to +7.0 t
DC Output Current. Into Outputs - 30m•
OC Input Current -30mA to +5.0fr"
DEFINITION OF FUNCTIONAL TERMS
A, 8 The serial in puts to the de> ce If either th, A '-out
Is LO IN or the 8 input Is LO),'r, the OA fop HOD w1ll be
se: LO'.+on the LO1V-zo-HIGH trantrtior. of the c'ioCk
Clear An aSyhChror3uf master reset for the eight f li p l cos
in the uevice When the clear smut is LO'.., all
Internut ft p f '00S are set LOW ,dependent of the
clock
OA-OH The eiyht true out puts of the eight b-t register
Clock The cock inpul to the req^ster Oata is entered into
the register on the LOW to HIGH transition o f the
clock input.
Metallization and Pad Layout
A I	 u vtC
0A r	 -- r o
oa . — r	 ,r oc
CC s — r	
-	
or
00 a	 ar	 io Of
G•0 r — •-	 s ail
Cr e








TYPES SN64165, SN54LS165, SN74165, SN74LSIOS















absolute maximum ratings over operating frwair temperature range (unless otherwise noted)
Suopw voltage. VCC (see Note t)	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 7 V
Input voltage. SN54165. SN74165
	
.	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 65V
SN 54 LS 165. SN 74 LS 165	 .	 .	 .	 .	 .	 .	 .
.	 .	 .	 .	 .	 IV
Interernmer voltage (tae Note 2)
	
.	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	
55V
Operating rte* for Imperatore range.
	 SN5416z .	 NS4LS16S
	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . . —55% to 125%
SN74165. SN74LS165
	
.	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 0•C to 70•C
Storage temperature range
	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . . —65• C to 150%
1'007I31
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a"" 1ef. 6-MLfta ... J ON w PACKAOf
fN7e//a, SN7llflef ... d oR N PACKAoE
ITOO VIEW!
TTL	 TYPES SN54165 a SN54L:.185 a SN74185/ SN74LS165
MSI	 PARALLEL-LOAD 8-BIT SHIFT REGISTERS
BULLETIN NO. Old 7611076. OCTOBEA late
• Complementary Outputs
• Direct Overriding Load (Data) Inputs
• Gated Clods Inputs
B Parallel-to-Serial Data Conversion
TYPICAL MAXIMUM	 TYPICAL
Type	 CLOCK FREQUENCY	 POWER DISSIPATION
let	 26kIMe	 210mw
'LSIK	 35 MMa	 106 mW
description
The '165 and 'LS165 are 8-bit serial shift registers
that shift the data to the direction of OA toward
OH when clocked. Parallel-in access to each stage is
made available by eight individual direct data inputs
that are enabled by a low level at the shift/load
input. These registers also feature gated clock inputs
and complementary outputs from the eighth bit. All
inputs are diode-clamped to minimize
transmission-line effects, thereby simplifying system
design.
Clocking is accomplished through a 2-input positive-NOR gets, permitting one input to be used as a clock-inhibit
function. Holding tither of the clock inputs high inhibits clocking and holding either clock input low with the
shift/load input high enables the other clock input. The clock-hnhi hat input should be Charged to the high level only
while the clack input is high. Parallel loading is inhibited as In-.g as the shift/load input is high. Data at the parallel
inputs are loaded directly into the register on a high-to-Iow transition of the shift/load input independently of the levels
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r 41 Wcs 60. Mt! • 0.".1 T1^a1 t1l{r
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RTTL	 TYPES SN54LS280 e SN54S280 e SN74LS280e SWUM
MSI
	
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
BULLETIN NO, OL-S 74116ee. OECESSe,n le7a- REVISED OCTOaEN 1910
atiKUILSEso. immum ... J 011 w ►ACKAaa
• GerKfrates Ei tfar Odd or Evan Parity	 SNT4LUW. SNT49M ... J 0K N PACKAOS .
for Nine Daa Lira,	 tvwvtoees
I
• Cescadowe for n•Bit,
• Can Be Used to Upgrade Existing
Systems using MSI Parity Circuits
• Typical Date-to-Output Delay of Only 14 n,
for 'S280 and 33 ns for ISM
• Typical Power Dissipation:
'LS280 ... 80 mW
'S280... 336 mW
FUNCTION TAaIE
NUMBER Of INPUTS A	 OUTPUTS
TNKU I THAT AAE HIGH Y EVEN S 000
01 2. e.a.a	 N	 L
1, 3. ti. 7.9	 L	 N
M - hip. Iebei L - low te.N
description
Thew universal, monolithic, nine-bit parity generators/checkers utilize Schottky-clamped TTL high-performance'
circuitry and feature odd/even outputs to facilitate operation of either odd or even parity application. The word•Nngth
capability is easily expanded by cascading as Mown under typical ap plication date.
Series 54LS/74LS and Series 54S/74S parity generatorslcheckers offer the designer a tradeoff between reduced power
consumption and high performance. These devices can be used to upgrade the performance of most systems utilizing
Me '180 panty generator/checker. Although the 'LS280 and 'S280 are implemented without expander inputs, IN
corresponding function is provided by the availability of an input at pin 4 and the absence of any internal connec•ion
at pin 3. This permits the 'LS280 and 'S280 to be substituted br the '180 in existing designs to produce an Identical
function even if 'LS280's and 'S280's are mixed with existmg'180's.
These devices are fully compatible with most other TTL and DTL circuits. All 'LS280 and 'S280 inputs we buffered to
lower the drive requirements to one Series 54LS/74LS or Series 54S/74S standard bad, respectively.
schematics of inputs and outputs
11:ae	 •:sae
EQUIVALENT OF INPUTS TYPICAL OF OUTPUTS EQUIVALENT Of INPUTS 	 TYPICAL Of OUTPUTS
V CC	 -- 120 n NOM	
VCC VCC	 _,	 g0 n NOM	
VCC
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8-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
ahsolute maximum ratings over operating free -air temperature range lunleu dtherwise noted)
Supply voltage two Note 11
	 . . . . .	 . . . . . . . . . . . . . .	 .	 . . . . . . .	 . . . . .	 7 V
Input voltage	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 7 V
Operating Iret•ar temperature range. 5NS4LS290 . . . . . . . . . . . . . . . . . . .
	
-SS'C to 12SOC
SN74LS2s0 . . . . . . . . . . . . . . . . . . . . .	 WC to 709C
Stoteae temperature rape
	
. . . . . . . . . . . . . . . . . . . .	 . . .	 -6VC to ISO'C
N Tlra 1	 rte w./t -ettNti to "I.*'& ereYne tatt.l.eat
recommended operating conditions
tNNEI2t0 aN 7AEa2t0 UNITMIN NOM MAX MIN NOM MAX
Parr . guar. VCC Its	 5	 S S A 7S	 5	 $75 V
". •M tty.i OutDVI cYtr.wl. ION -04 a TA
l.: h 4rN eutpul Ntlettt. 1OL A t mA-
1 OPral-2 ter► or t9mWotura, T A -SS	 12S 0	 TO C
Plate
electrical characteristics over recommended operating free•ait temperature range lunless otherwise noted)
PARAMETER TEST CONOITIONi r
INN l62a0 tN7AtS7e0 UNIT
MIN
	 TY► c MAX MIN
	
TY► t MAX
V N N.ew lerN ,nI>.tt rM lee 2 V
iF- 07 06 V
'vii	 K InWt cl«np vdup VCC	 MIN. II • -Ia WA -IS is V
VO N NNOteN1cowvtvcolor VCC	 MIN.VI l • MAX.
VIM-2V.
IO N • -0 A -A 25 JA 27	 34 V
Vo l^—Lw..teo1
 output votlep vCC•MIN,
VIL • MAX
VIN-2V. 07504 0.:5
	 04 V0.35	 OS
1	 'I InpYt [utnnl III 1 a..I I.- •rpul -0-taea VCC • MAX V 1 - 7 V 01 01 mA
I'IN N.2n N.0, ,npc;i current VCC - MAX VI . 77V 70 70 rA
^IL l uw I.vN wA,t ru . nnt VCC - MAX. V I . 0 AV -OA -04 -A
t OS Snot c,.cy,I nu Wutcm gwl 0 VCC - MAX -;0 -100
-:0	 -100 -A
'CC Suw-v —,tm VCC - MAX. See Note 2 16 27 16	 77 Ill
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switching characteristics, VCC - 5 V. TA So 25"C
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PROGRAMMABLE READ -ONLY MEMORIES
• Titanium-Tungsten (TIA Fun Links for	 • Full Decoding and Chip Select Simplify
Fact, Low•Voltaga, Reliable Programming 	 System Design
• All Schottky-Clamped PROM's Offer:	 • Applications Include:
Fast Chip Select to Simplify System Decode
	
MiaoproggfRming/Firmtalare Loaders
Choice of Three-State or Open4olleetor Outputs
	
Code Conversars/Charsew Generstora
P•N'P Inputs for Reduced Loading on	 Translators/Emulators
System Buffers/Drivers
	 Address Mappk*Look•Up Tables
TYPICAL PSRPORMANCETyra NUMBS	 IPACKA06 1 SIT {Ile OUTPUT AOORaes Powell
— 5a'C to 11PC VC to 70'C IOAOANIZAT1ON1 CONPIOURATION ACCaes TIMe 01es1PAT10N
61419461561J. WI SN7441814J. N) 246 011
(12 W a 1 11
MsNI nla
nits 5a1S442891J. WI 514744128151J. NI MtMilaq
5145441871J, W1 5147112671J. N) 1024 pots
1250 W n 111
1wg01gq 4201 60001"SNUSAI1J. Vol 911714287W. NI oww sNNnter
fNS1f,4101J1 sN713a701J. N) 2011 bit•
(246 W •sal
00M.1011eCW M ISO mw 50410464117".11 fN74s4711J. NI W"41M
sNS114721J1 SN1104721J. NI 4046 wU
1412 W n 111
MrN-tqq
sl no 000 r1tlrSN5141711A sN74S473IJ. N) ~.Collector
fNS4S1711J. Wt SN701711J, 461 4m 0.16
1512 W a a 1)
dltee'etfq 550sNM147sli. WI SN7414751J, NI o0ew telNtwt
no SITS	 `1014 SIT$	 1046 a1T$	 ages SITU	 4111 SITS
02 woRos ay s slTsl t1N *GR os sy 4 SIT u Iles woRoe sy s SITS►
 ail w 11los ay s MTsi	 ES/1 woR 0/ by
 S INTO
lain. *use	 in?. 15367	 7470.'071	 '5471,'071	 '074,'5476
description
Thew monolithic TT: programma pin read only ngmwtes (PROM s) feature titaniurn'tungatM (Ti•W) fuse links with
each link designed to program In one millisecond or left. Thew PROM's offer consideroWe Nexib1lity for upgreding
existing designs or ;morovtng new designs to they feature full Schottky Camping for Improved performance,
low-Current MOSsonvatible p•n•p inputs. Choice of bus-driving three-state of opensollettor outpuU. and improved
Chip select &Ccefa ttn.n.
The high complexity 2M .
 and A096•bit 20 pin PROM's can be used to significantly improve tystenl density for fixed
Marriott" as all tie offered to a dual-on-line package raving pin-row aMings of 0.00 inch.
MELIIwINAA y
 DATA SHEETfvewwmary set[ ww 'se TEXAS INSTRUMENTS	 tNlseragr gdrertkv.aertq' Otiose,PWwbea N e Isla seq.	
^^+j	
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Data can in electronically programmed, n desired. at my lilt location M accordance with the programming pro cedura
wec•hed. All PROM's. except the 1297 and 'Sa17, ale supplied with a lowdoglcaeval output condition stated at eaal
bit location. The programming procedure o pemcocuns To -W metal links, which reverses the stored logic level at WIWWd
locations. The procedure Is trrevarstbis. once altered, the output for that bit location h permanently prO Offif"ed.
Outputs r7evot having been altered may later be ptorlrnmad to supply the Opposite output low. Operation of tat unit
within the recommended operating conditions will not alter The memory content.
Active levailsl at On chlpselect input(s) enabfvs MI of that outputs. An insclovc Iwat at Ony thtpollett input Causes dal
outputs to be olf.
The thrN•state output of fort the convenience of an openeolN.tta output with the speed of a totempole output: it can
be bus-connected to other similar outputs Vat It retains the fast tm time characteristic of the TTL toamyole artpw.
The open-couector output offor%the capability of direct In;erfaa volh a data line having a passive Pull-UP.
a w. sties of inputs and outputs
,11M. we?, ISM. Isle?, 1p?0,	 Isla. 1M.	 TW. low
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Resolute maximum ratings over operating free-air temperature range (unless otfterwise noted)
Suppiv voltage Isle Note 11	 .	 . .	 .	 . .	 .	 . . .	 .	 .	 .	 . .	 .	 .	 .	 .	 . . . . .	 . .	 . .	 7 V
Input vrltagr	 . .	 .	 . . . .	 . . . . . . . .	 . . . . 6.6 V
Off state output voltage
	
. . . . . . . . . . .
	
. . . .	 . 6.5 V
Opersung Ittt an temperaWre tango
	 SNSaS* Clrcults	 . . . . . . . . . . . . .	 —65% to 125-C
	
SNUS' Cltcu/ts	 . . . . . . . . . . . . . . . .	 OaC to 70%
Storage temotuw•t range	 . . . . . . . . . . . . . . . . . . .	 —66PC to 150%
recommended conditions for programming
- $""a'.6N7a6'
MIN NOM MAX UNIT
Supply sup. vCC bee Now 11
Stowe state 411 711, 
	 6	 s J6 V►rOeram pulp t0	 10 f	 111
Input .atsaa Hylt IV#H . V IM l %	 6 v1.ow I0t10, v Il 0	 0.6
Te.•w^waoow Of au 0-10.180aiapl Mt one to W W0e•amrrvd %100 toad CeCe.I
1/Mu•a 11
VO+lava OPW,ad 10 uutput to to 010er0rartted VOlpl led Note 21 0	 0 2S	 03 V(hail" On V C C p. 0ar ar11 Iv.ne py ite Y Itet r.ee , a 2 hid NON 31 04	 1	 10 ""Al
/r.ytamm.rte dulr ( ec^a 26	 36
F rM MI 10ntp0• a/e10 0	 66 C
t Atlat1..10 .ha0.wW1 •0tw4i,
NOTIS t V01 to" .Wrat we with ratPa(t 10	 VOUhO ter.nl•.a1 TM h100 1 1 .*lieu .Pt-e 00" not 00Mv 0ur,n0 P•ayr0w11w1.1e
Tha Slae S29e 5470 5071 $412 6173 1014 a" 1174 olio MY0 1.00 w•tw NI Wt 1«Ot.NN iO- g w ne 0 -0w I OSK 10x01. Plea
•	 MOrM.h^nt O 0t (hMM Ma w lP.,t 0 1 ilea O. 1 10 h.M 10e^( ta.M Tw1 'eta/ MI Y]a/ MP auoM 1M rlut MI O. t wlPUra 0t a hfrl
1^1 1a.M. MO P . OrO w.nl n y a bl(wan 00C i1 10 • 10r 10r( 4-40] P.OYa.•t..^nT 1 a., y0hr1a0 i1 A0 l.rN WP%4 •1 a a •1a 10na
TEXAS INSTRUMENTSI%t to. 1.1111 A 7 If
-M1 0"41 ate. 0011 • aa(1,Aa .0a041 1111018
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P•c ►uM To—go, ...# O, de,T VOe AMYL N^mut.--
Kef t uc DIP -WC to • ,25'C AM26 L532DM
Fist PN -SS*C to.' 25% A111012St$32FM
O,ce -65% to •1 25* C AM26LS32XM
Kop Iwuc DIP WC to .71'C AM26LS320C
Maded ON CrC to • 70'C AM26LS32PC
D•ce dC to • 7dC AM26LS32XC
Am26LS32 • Am26LS33
Ouad 01 tnntht Line RemWm
...soft
DISTINCTIVE CHARACTERISTIC
Input voltage range of 1SV (differentiN or common model
on Am26LS33; 7V (differential or common model on
Am26LS32
1U.2V sensitivity over the input voltage range on Am26LS32:
10.SV sensitivity on Am26LS33
The Am26LS32 meet• NI the requirements of RS•022 and
RSA23
Ilk minimum input impedance
30mV input hysteresis
Operation from WWII! e5V supply
16-pon hermetic and molded DIP package
Fail safe input-output relationship. Output always high
when inputs we open.
Three-state drive, with choice of complementary output
enables, for receiving directly onto a data but.
Propagation delay 17ns typical
Available in military and commercial temperature rang
Advanced low power Schottky prorMnsino
100% relisbdltY iswrance testing in co lnpliancr! with
MIL STD• 183
FUNCTIONAL DESCRIPTION
The Am26LS32 is a quad IoM remover dngrwJ to meet 0
"orements of RS-422 and RS 423, and Federal St~..:
1020 and 1030 for balanced and unWonced dtpitel Or
transmission.
The Am26LS32 features on input sensitivity of 200mV w,
the input voltage rwgs of It ?V. 	 t
The Am26LS33 features an input sensitivity of SODmV eve
the input voltage range of 11SV.
The Am26LS32 and Am26LS33 provide M eneble and do*
function common to all feu reNivfrs. both parts feature:
state outputs with SmA sink capability and incorporate a 4
safe input-output relationship which kaept the hr,
when the inputs are open.
The Am26LS32 and Am26LS33 are constructed using A
vanced Low-Power Schottky processing.
LOGIC DIAGRAM
MUM tiw_t
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r#	 LUTE MAXIMUM RATINGS (Above which the useful life may be impaired)
+ Vo lu Ice .OV
'^^_6tu'1•• N3nge 125V
`^_	 _.
tat 1:1: . ,	 Voltage 225V
"'-V`ol;.... 7.OV
yrk	 ., 1:-nt SOMA
fyqTo , ..	 , 1we Range -65eC to +1650C
(CTRICAL CHARACTERISTICS Over the operating temperature range
fe - . ' • 1 con.11tions apply unless otherwise specified:
it	 s3:>	 A-26LS33XM IM1L)	 TA - -55'C to +125'C	 VCC - S.OV t 10%
W: •+. A-26-533XC (COM •L)	 T A - eC to +70eC	 VCC - 5.0V t 5% T/p.
fl.w:.a.nn	 Tast rJonditinnt Min-	 awe.. it	 Ilaatr.	 Ilydtt
_
Am26LS32. -7V < VCM < +7V 0.2 0.06 0.2
WTH	 . t)trenl.sl Input Voluae VOUT - VOL w VON VoltsAm28L533, -I 5V < VCM <+15V 0.5 0.12 0.5
-16V < VCM <+15V (One input AC ground) 6.0k B.Sk Oto	 +put Resistance
VIN - +1 5V , Other Input -15V < V IN < +15V 2.3 n1Ato	 nput Cur rent IUndor Too)
VIN - - 15V, Other Input -15V < VIN < +15V -22 mA1	 -put Current (Under Test)
VCC • M.n., &V I N -+1.OV COM'L 2.7 3.1
^	 VON	 utput HIGH Voltage VOIq+ MIL 2.5 3.4VENABLE-0,8V, ION ---440oA
'
VCC - Min., &V I N - -1.0V IOL - 4.OmA 0.4
VOL	tlutpue LOW Voltage Volts
IOL - B.OrnA 0.45VENABLE -0.8V
V IL	 Enable LOW Voltage 0.8 Volts
W IN	 Enable HIGH Voltage 2.0 Volts
Iff 	Enable Clamp Voltage VCC - Mm„ IIN - -18mA -1.5 Volts
to	
Off-State IHigh Impedanal VCC - Max. VO - 2.4V 20 tnA
VO - 0.4V -20Output Current
IIL	 Enable LOW Current VIN - 0.4V -0.36 mA
bN	 Enable HIGH Current VIN - 2.7V 20 rA
ISC	 Output Short Circuit Current VO -OV, VCC - Ma P„ &VIN - + v1.OV -15 -BS mA
,cc	 Power Supply Current VCC - Max., All V IN - GNO. Outputs Olsabled 52 70 mA
If	 Input High Current VIN - 5.5V 100 YA
WHY!,	 Input Hysteresis ' TA • 25'C, VCC • 5.0V, VCM - OV 30 mV




Input to Output TA - 25'C. VCC -5.OV, CL - 15pF, see test fond. below 17 25 ns
%Z	 Enable to Output TA - 25'C, VCC - 5Av, CL - 5pF, two test cond. below 1	 20 30 n1
t1IZ	 Enable to Output TA - 25'C, VCC - `.OV , CL - SDF, see test Hind. below 15 22 ns
tZL	 Enable to Output TA - 25'C. VCC - 5.OV, C L - 1501', see test cond. below 15 22 ns
tZr:	 Enable t o Output TA - 25'C. VCC - S.OV, CL - 15PF, see test cond. below 15 22 ns
'• t	 typical values ere VCC - S.OV, T A - 25'C.
LOAD TEST CIRCUIT	 PROPAGATION DELAY	 ENABLE AND DISABLE TIMES
FOR THREE-STATE OUTPUTS	 (Notes 1 and 3)
	
(Notes 2 and 3)
TEST	 I	 Va,	 11 V
rO1.IT	 VCC	 OUTPUT _^	 - 13V	 aMaalt	 1]V
st	 hPVT
..o..,	 1o.n	 ya	 our,T.;,T
	
I
VrJk . • f ST	 ^^Illh	 ..	 i ynl	 ^- ^2L	 IVZOP",TS •7fv	 •fur	 I	 ssvrN,.s1
	
Wih_^T	 I	 _
' 	 rC'.01s	 0100!7	 nrUT	 -'--OV	 rgaM.11V	 1)v	 I	 I.SVxl	 •.1	 *"^' • r rr0 1G
	 IMISOx	 TxarILT^O-	 _ _11V	 lOM	 jT OrtrrCar,sCr11.,CS
	






-11V^ - I SVI -a.	 e1V
Notes.
1. Ober am shown for Enable LOW,
2. S 1 and 52 Of LOW Circuit are Closed exCent
.hare shown.
3.	 Pu 1 N G frtwetor for All Pulses. 	 Rate ^ 1.01,4041.1.0 ► 1,
Zo - 5011.t, < 16ns; t f < 6.ons
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• Output skew - 2.0ns typical
• !nput to output delay - 12ns
• Operation from tingle +5V supply
• 16-pin hermetic and molded DIP package
• Outputs won't load line when V CC t10
• Four line drivers in one package for maximum package
density
• Output short-circuit protection
• Complementary outputs
• Meets the requirements of EIA standard RS422
• High output drive capability for 50D transmission lines
• Available in military and commercial temperature range
• Advanced low power Schottky processing
• 100% reliability assurance testing in compliance with
MIL-STD-883
FUNCTIONAL DESCRIPTION 	 I
The Am26LS31 is a Quad differential line driver, designed for!
digital date transmission over balanced fines. The Am26LS31'
melts all the requirements of EIA standard RS422 and federal
standard 1020. Is is designed to provide unipolar differential
drive to twisted pair or parallel wire transmission lines.
The circuit provides an enable and disable function common'
to all four driven. The Am26LS31 features 3-state outputs
and logically AND-ed complementary outputs. The inputs
are all LS compatible and are ali one unit load.














Hetmeuc DIP -55'C to +125'C AM26LS31 DM
Flat Pak -55'C to +125'C AM261.S31 FM
Dice -55'C to +125% AM26LS31 XM
Hermet c DIP 0% to +70'C AM26LS31 DC
Molded DIP 0'C to +70'C AM26LS31PC
Dice 0°C to +70'C AM26LS31 XC
CONNECTION OIArAAM
(Top View)









^ rYsa(M.MMI l 1
Oul.utt
^ I C...YYI l C
.o Ou,...t1^
e.o 1 +ter e1












, ; .	 S.SY
	
5 yoT«-	 lure Range	 -Svc to +150eC
EC1A'' = CHARACTERISTICS over the opWating temperature range
	
Ir O"	 -0tlons apply unless otherwise specified:
:,)	 TA - -11114 c to • 20"C	 Vcc - W a for
Lot	 Mli TA -0* Cta • r0- C	 Vec-IVa6M Typ.
	














0M 	 a's VCC -5OV, TA-25*C
	
I	 }vrF V i ,,, • 1 JV to V OUT - 1 3V• VP ULSS - OV to sa OV aeaealew.
T'
?uttauc HIGH Voltage VCC - Min., IOM - -20mA 2.6 Volts
cutout LOW Voltaga VCC - Min- IOL • 20rnA 0.6 Vol"
trout HIGH Volta" VCC - Msn, 2.0 Vol"
_Input LOW Voltage VCC • Me n . o.6 Volts
Input LOW Curtain VCC - Max, VIN - 0,4V -0.36 WA
- Input HIGH Cwnnt VCC - Max., V IN - 2,'V 20 1	 pA
Lout Rawl" Current VCC - Ma l., VIN - 7.OV 0.1 MA
Off State lWeli ImpatNnol
Output Current yCC • Max.
M O • 73V 20 YA
VO • O.6V -20
I,pul Clamp Voltage
OutoVt Short cacwl Currant
Power Supply Current
Input to Output
VCC • Mrn., I IN • Iam^
VCC • Laat.
VCC • Max, all outputs oMbled













Input to Owput VCC - 6.OV, TA - WC, Lad - Nola 2 12 20 na
Output to Output VCC - 5,0V, TA - 25%, Lad - Note 2 2.0 6.0 ro
Enable to Output VCC - 5.OV, TA - 25'C, CL - 100 23 3S la
Enable to Output VCC - 6.OV, T A - 76-C. CL -'09F 17 30 ro
Enable to Output VCC - S.OV, T A - 25%. Load - Note 2 35 46 rase
E nable to Output VCC - 6 OV, TA - 25%, Lad - Note 2 30 40 ^a
AC LOAD TEST CIRCUIT
FOR THREE•STATE OUTPUTS
It stq Mt	 VCC



















^ -	 1 W
rOL
ENABLE AND DISABLE TIMES











Law ti -	 ^;]! _°7 VO1
ndau,k":
av	 eve
NotN 1 O^HraT MOwn ter ^abN IOW.
3, 81 and a2 or load CG,ewl a•e eltraad a. 1001 whore a^own.
T. 0 .110 Re-ante, nor all PulaN mate K 1.OMH1. Z. • 6091, 1r 1C 1M4, if t a.Ona,
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^+---- 0.78" (1.98 cm)
T
0.3"Model
17.6 mm 10.3 mm)	 D14,C.DorE
_3.




















Vilest Chicago, Illinois 60185, U.S.A.




SPECIFICATIONS MODEL 014C, O or E MODEL L14 C. 0 or E (L13C, O or E)•
Fixed Frequencies Model L14C ".13C): 0.1 Hz to 25 MHz




Model D 14C: ±.005%, 0° to + 50°C 041)	 • ±.0025%, 0°C to + 650C
Frequency Tolerance 0140: ±.0075%,
	 0°C to + 65°C ;1.1	 ' 1.1312	 _ .005%, - 25-C to + 75-C
D14E: ±.01%, - 2500 to + 75'C External Frequency Adjust Option of t 30 ppm
Tolerances to +_ .0005%, 0°C to + 50°C are available
Output Waveform Squarewave, Logic 0 < 0.4V, Logic 1 > 2AV into a 100 Q to 21(S Load 	 __
Amplitude Duty Cycle < 10 MHz, 49/51 . 51/49 Duty Cycle < 10 MHz, 59/51.51/49
and Load Duty Cycle > 10 MHz, 30/70 . 70/30 Duty Cycle > 10 MHz, 30/10.70130
Supply Voltage 5 Vdc ± 5%
Supply Current 10 ma to 30 ma depending on frequency 10 me to 125 ma depending on frequency
Termination 3 pin DIP to plug into single IC socket, with. 	 '14 pin DIP to plug into single IC socket with gold plated pins
gold plated pins, .017" (0.43mm) diameter 	 L14C, 0 or E: Flat Pins, .016" (0.4 mm) x .023" (0.6 mm)
L13C, D or E: Square Pins, .017" (0.4 mm) x .017" (0.4 mm)
Availability 2 to 6 weeks ARO, faster delivery possible with premium charge in some cases
Price Range
Special prices available Less than S50 depending on specs & quantity Unit Price Range: $61 to $222 depending on specifications & quantityfor larger I	 Idea.
0.78" (1.98 cm)
can
0.38 • '"  (9.6mm)high on special
0.44"
(11.1 mm)




. 57**' • (14.4mm)
 4




Ti i 3 a s e 7
0.49"	 0.3"(12.4 mm)	 1 (7.6 mm)












Vo	 1	 11 14
	 Vo
Vcc	 _ _ _	 Vec
Bulletin subject to change without notice. 	 See other side
	
Please phone or write for additional information.
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3. ANALOG AND DATA CONVERSION COMPONENT DATA
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It
TRW MONOLITHIC VIDEOA/D CONVERTERPRELIMINARY INFORMATION
MODEL: TDC1007J
The TRW TDC1007J is an 8 bit fully.
parallel (flash) A/D converter capable of
digitizing an analog signal at rates from do to
:0 megasamples per second (MSPS). It will
accurately sample, without an external
sample-and-hold circuit, input signals with
frequency components up to 7 MHz (com-
parator 3 dB bandwidth of 40 MHz).
A single convert signal controls the
unit operation, which consists of 255
strobed comparators, combining logic, and
an output buffer register. Recovery from a
full scale step input occurs within 20 nsec-
Controls are provided for straight binary or
offset 2s complement output coding, in true
or inverted sense.
The TDC1007J is patented (No.
3283170), with other patents pending.
FEATURES
• 8 bit resolution
• 30 MSPS
• No sample . and -hold circuit required
• Aperture jitter 30 pS
• Differential phase 0.50
• Differential gain 1.50b
• Binary or 2s complement output
• Monolithic, bipolar, TTL
• 64-pin ceramic DIP
• 2.0 W power dissipation
APPLICATIONS
• Video data conversion
3X or 4X NTSC color
3X or 4X PAL color
• Radar data conversion
1
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DIGITAL	 V DATA t	 DATA	 1















C ON IS A NONLINEAR JUNCTION CAPACITANCE
R IN' eoFOR VIN < VMS
R IN -eoWHEN CONVERT SIGNAL IS NIGH 0)
V RE ISTHE VOLTAGE ON PIN V RE, NOT THE PIN ITSELF









OUTPUT EQUIVALENT	 TEST LOAD FOR DELAY I
CIRCUIT	 MEASURE M ENTS
performance characteristics, typical over recommended operating temperature range
. s
PARAMETER TEST CONDITIONS UNIT
Resolution 8 Bits
0.39
Dynamic Range 2.0 V
Linearity Error 0 to 20 Map conversion rate 0.2 %
Offse! Error, Top VRT - 0 V V RB 
- 
-2.0 V (Note 2) +30 mV
Bottom VRT - 0 % V RB - -2.0 V (Note 2) -24 mV
Aperture Jitter 30 PS
Differential Phase NTSC or PAL ramp modulated with a 0.5 Deg
40 IRE color subcarrier (Note 3)
Differential Gain 1.5 %
Bandwidth, Small Signal
3.0 d8 40 MHz
0.1 dB 7 MHz
Transient Res ponse Recovery from full step input 20 nsec
Signal-to-Noise Ratio 10 MHz bandwidth
25 Msps conversion rate (Note 4)
Peak Sgnal/R%1S None . 1.248 MHz input 55 dB
2.438 MHz input 54 dB
RMS S,gnaI;RMS Noise 1.248 MHz i nput 46 d8
2.438 MHz input 45 d8
None Power Ratio DC to 8 MHz white noise bandwidth 36.5 dB
40 loading 1,248 MH: slot






supply voltage. V CC	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 0.0 to +7.0 V
V EE	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 0.0 to -7.0 V
Input voltage, digital	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 -01 to +5.5 V
analog; signal 	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . +0.5 V to VEE
reference	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . +0.5 V to VEE
Output voltage	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 -0.5 to +7.0 V
Temperature, operating, ambient .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 0 to +700C
+1750Cfunction ,	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .
Wed. soldering 110 seconds)	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .
.	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .
.	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 +3000C
storage	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . .	 .	 .	 .	 .	 .	 .	 .	 .	 -65 to +1500C
recommended oneratino conditions
PARAMETER MIN NOM MAX UNIT
Supply Voltage, V CC
V EE
Reference ,nput, V RT
V F 8
Convert pu l se w-clth. 7PW1
TPWO

























interface specifications ove r reco_m_mend ed operatin g temperature range
PARAME TER 
Pow er Su	
^^ TEST CONDITIONS MIN NOM MAX UNIT
opiy
ICC	 Supply ''.ur •ent 	 VCC	 MAX










R IN	 Equ val- VEE	 MAX 5 °D K
C IN	 Input Capautanc, -	 _I - 300 pF
V181AS
	
Constant Input Bias  VEE 	 MAX 500 UA
1 8	 Clock Sy nchronous Bias VEF	 MAX 200 ;AA
Reference I_2pu t
I RT	 Reference Current, Top VEE ' MAX V RT - 0.0 V V 8 . -2.0 V +30 mA
I RB	 Reference Current, Bottom VEE ' MAX V RT " 0.0 V V R 8 - -2.0 V -30 mA
R	 Reference Resistor 0.26 0.31





High Level Input Voltage 2.0 V
V IL	 Low Level input Voltage 0.8 V
IIH	 High Level Input Current 7.5 11A
I IL	 Low Level Input Current -1.0 mA
Outputs
VCH	 High Level Out put Voltage VCC , NOM	 I OH • -0.4 mA 2.4 V
V OL	 Low Level Out put Voltage VCC • NOM I OL ' 4.0 mA 0.4 V
switching characteristics over recommended operating temperature range, Vr•r - 5.0, Vg:;: - -5.0 V
PARAMETER TEST CONDITIONS MIN NOM MAX UNIT
F s	 Maximum Conversion Rate 20 30 MHt
"DELAY	 Aperture Delay 10 nsec













t 0.002 TY ►
1 :-N^	 —0.100q. TYP
NOTES:
• DIMENSIONS IN INCHES
• ALL POWER AND GROUND
PINS MUST BE CONNECTED
• DOND IS •6V GROUND AND
REFERENCES TTL 1/0
SUFFERS ONLY
• ALL V IN PINS MUST SE
EXTERNALLY CONNECTED
C




























































49 V EE	 )























TOP VIEW ^—_ 0.0110
1L--------------- — -- ®TRW INC 1>97tJ
a RECOMMENDED CONNECTION TO ANAL00 GROUND FOR INTERELECTROOE SHIELDING
MATING CONNECTORS INCLUDE:
Cambion	 703.4064.01.04.12




	 Low-Profile, Solder Tail, Gold Plate, Jam Socket
Textool	 232.2601.00-0605 (2 required)
	 Solder Tail, Nickel Plate, Zero Insertion Force Socket
Diflerenlial Phase — 40 IRE Modulated
NTSC Pomp — 14.3 MSPS Unlocked (Note 3)
Differential Gain — 40 IRE Modulated
























000 OMOOV 0.0000V 00000000 11111111 10000000 01111111
127 0.9961V -1.0160V 01111111 10000000 11111111 00000000
128 - 1.0039V - 1.0240V 10000000 01111111 OOOOOOCO 11111111
129 - 1.0118V - 1.0320V 10000001 01111110 00000001 11111110
255 -2.000OV -2.0400V 11111111 00000000 01111111 10000000
NMINV and NLINV are to be considered O.C. controls. They may be tied to +5V for a logical '1' and tied to ground for a
logical V.
NOTES
1. Analog Input. The analog input circuit of Figure 2 is a simplification that is adequate for most interface circuit designs.
As shown, the input consists of 255 parallel emitter follower stages driving voltage comparators. CIN represents the non•
linear emitter-follower junction capacitance, and IBIAS is the constant input bias current. RIN is a linear resistive model
of the change in input -t,rrent due to comparator switching as the input moves through the range. This component does
not vary after the input i -,Ce is exceeded, as no additional comparators can be switched, but do note that the comparator
current is zero (R--) whit i the convert signal is high t'1'). The diode voltage in the model represents the basecollettor
junctions of the emitter -follower transistors, which can conduct if the input exceeds +0.7 V.
The 300 pF maximum input capacitance presents a drive requirement similar to that of a 75 ohm coaxial cable, though
its nonlinear nature and do bras characteristics make it unsuited to being driven directly by a 75 ohm line: a source
impedance of less titan 10 ohms is indicated for optimal performance. One method of providing this drive is demon-
strated on the TDC1007PCB ( page 9). This is not necessarily the best or most cost effective technique, but it performs
well. The LH0033, or equivalent, buffer amplifier also works, and common analog line driver circuits can be adapted to
the task, Through the use of NMINV and NLINV, either inverting or noninverting buffers may be accommodated.
Reference Inputs The resistive divider that provides a reference voltage to each of the 255 comparator circuits has both
ends and a midpoint tap available to the user, allowing considerable flexibility in the circuit operation. The nominal
operating range is 0 to -2 V, requiring approximately 0 V on VRT and -2 V on VRB, This is not to preclude operation
over a sr.ialler range, as the circuit will function with a total range of less than 1 volt; but some performance character-
istics will change. For example, a quantizer circuit has two major sources of do linearity error: resistor ladder variations
and comparator offset voltages. The former is scaled by a range reduction while the latter is not. The circuit should be
operated with VRT and VRB within the recommended +0.1 to -2.1 V range, and VRB at least 800 mV more negative
than VRT.
When one of the 255 comparators turns off due to a drop in analog input voltage, its bias current shifts from the analog
input to the reference ladder, When the convert signal is high, comparator bias current is zero. This generates clock and
signal related current noise on the reference inputs with a maximum amplitude of 18, which can be relieved by ensuring
adequate bypassing of VRT and VRB to analog ground. If the reference inputs are exercised dynamically, as in an AGC
circuit, a bypass capacitor would be inappropriate and a low impedance reference source should be employed. The input-
reference circuit  is modeled on page 6.
Calibration is accomplished by adjusting VRT and VRB to set the first and 255th thresholds to the desired voltage,.
Note that R1 is greeter than R, ensuring that calibration can be achieved with a positive voltage on VRT. Assuming a
0 to -2 V desired range, continuously strobe the converter with 0.0039 V on the analog input, and adjust VRT for output
toggling between codes 000 and 001. Then apply •1.9961 V and adjust VRB for toggling between codes 254 and 255.
Rather 0, .,n adjusting VRT, it may be convenient to connect it to analog ground and calibrate the 0 V end of the range
with a butter offset control VR8 is a convenient point for gain ar';.,st that is not in the analog signal path. These tech
niques are employed on the TDC1007PCB (page 7).
A midpoint tap, VRM, allows the user to parallel the upper or lower half of the ladder with a trim resistor, S T . This pro•
duces approximately 12 L58 adjustment of the linearity midpoint and 's included for linearity compensation of an
extended temperature version of th-s part. It is not necessary that adjustment be performed over the commercial tem
perature range (0 to 70 1C). This pin can also be useful as a virtual ground reference for the input buffer amprifier if
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3. NTSC Video Testing. Measurement of video test signals is performed using the setup illustrated. The A/D and D/A
converters are strobed at 14.3 MHz, unlocked from the color subcarrier, and the full composite signal encoded. No
sinixl/x correction is performed. Differential phase and gain, in excess of that inherent in 8 bit quantization, are deter•
mined by measuring the deviation of the centerline of the trace on a vectorscope monitoring a reconstructed 40 IRE
modulated ramp, sampled asynchronously with the color subcarrier. The small "glitches" in the differential gain photo-
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4. Signal-to-Noise Ratio (SNR) Test. A block diagram of the SNR test setup is shown below. The analog input to the A/D
converter Is a sing l e ton8 with a p-p amplitude equal to the fuil scale range of the A/D. Power in the reconstructed
waveform is measured over a selected bandwidth W S/2) and remeawred when the fundamental tone frequency is fil-
tered out at the D/A output. The ratio of the two power readings is the SNR. An ideal A/D converter has a SNR equal
to 6n+1.8 d8, where in to number of bits, n>4.This istheRMSsignal-to-RIMS noise value. Peak signal•to•RMS noise theory
is approximately 9 d8 higher.
TI YM2
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5. Noise Power Ratio Test. A block diagram of the NPR test setup is given below. Bandlimited gaussian noise is the analog
input to the AID converter. Power in the reconstructed waveform is measure, in a selected frequency slot and then
remeasured with the same frequency slot notched out of the Input signal spectrum. The ratio of the two power readings
reflects the noise performance, dynamic nonlincarlty of the A/D, and aperture effects. The theoretical NPR for the test
performed is 40.5 d8.
ao1sl









Testrnq. Device linearity is readily determined with the test setup below. The A/D output is inverted using the
MI NV and NLINV controls. The Input is slightly overdriven with a slow ramp, the output and Input are summed, and
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The 0M0032'LM0032C rs a nigh New rate. high
input rfrtpedanee dd letential operational amplifier
Wrists♦e for diverse aopfrcalion in fast %#VW h"I
mo The high allowable d.flerentral out voltage.
rats of output clamping. air; high output drive
capability partiCUletly L ,t q .'or Comparator applr-
cahom It may be used in applgelrons normally
reserved for video ampldwrt allowing the use of
oper,lional gain sett-rig sno frequency response
Walling rnro the tnegahftt: region
features
•	
High slow rats Woo V Iss
• Mrghbandwrdth 70MMt
• Kyh input 'mprdance 1011.'2
• low input bras arrant	 20 pA mail
• Offset null with single,
 pot
• Low input offset wallop 	 2 mV man
• No compenestron for Son% above 50
The LM0032's wide bandwidth, high input rmpeb
ante and high output caoacdy make rt an deal
Choice rot app caoorn such as summi ng ampldret%
in high Weed 0 to A'%. buffers in data acqutstaon
systems, end sample and hold circuit% Adthlionaf
applications include high speed integrators and
video amplifiers The LM0032 rs "r&nteed over
the tempetature range -55 *C to {f 25'C and 00
LM0032C a gueranlved from -25"C to r95'C.
For rnformatron on other National operational
amplJitrt. sal listing on last page
schematic and connection diagrams
Meth caw PKYgp
O^00
OM Nrwrn LMODRG w L14003KO
fee re"Op a
typical applications
1 MMr O.—Cue. G-41W
QC to V.Ma Los Antardrer







0111rfrM1a1 Input Voller	 9710Y
Iowa 0111-981.on	 soo cur"
Clprratlnq Tempolaturt 118ge LN0032
	
-SS'C to -12VC
LM0032C	 -?6'C to •NYC
siorgt Toffloaraturr Ran" 	 -66'C to a1 60'C
Load Tompotalura ISOidrflnt 10 WC) 	 200'C
do electrical characteristics mots 1)
rARAM9T9R coll"110149 ^»Mtn TVP MAN MIN TVI MA%
I -NI of /r.l vetoer V, - I11VA, S to" T, • »-C 9 9 11 .wV
V. - t t ►V Aa Y 100% b 20 o1V
A•aaar o111rt Voltage 01. 11 A. { IODa » 3'. Yr•C
1.wn 9•w C.. •• .m T. • 20'C 10 100 » no M
60 ISO 11A
i.yy 1 01101 C- •.e-t T.. WC 1 IS 10 W M ---
29 9 M
trot S+•M vallaot (.a- V. • I SSW va„ t • t 1VV 1 - 1 &Mt ro 70 00 10 N
It. -1a n T.•»'C
V. • f 19V V.V' • t low 1 - 1 aMa SI {I N
11, • 1 an
10.01-t Va11aot 11.10 V. - • 11V 210 112 do 21? V
0.4x.1 vMlaot S-M V,•t10V. N t • 1an !10 2179 210 tls V
aa+r Lw• . A .I-tl .a- 11.4 V, • I ISV AV. - t 10V 110 10 90 b N
Cal--.a- Map Arprt.a- Amw V. • I ISV AV. • lov 10 10 90 b N
t-ar. C... • .-I V. • f 11 T. - » • C N » 10 72 1	 IAA
ac electrical characteristics INoto 21
PARAMETER CONDITIONS MIN TVI MAX UNITS
Slow Rata AV - -1, OV.., - 20V 3S0 600 V/pl
Satn . n0 T.ma to 1%o1 f.nal Value AV - -1. GV,N - 20V 100 M
Setts-I 1.mo to 0 1% of f-nal Value AV - -1, AV,% - 20V 300 rM
Small S^ 1nd R,.a T.ma AV - -1, IJV,m - 1V 6 20 na
Small S-1n4 1 Dolov T.mo AV - N, p1r,w - IV 10 1	 25 1M











FFM II0	 0 ERE-01
+10V PRECISION VOLTAGE REFERENCE
GENERAL DESCRIPTION
The REF-01 Precision Volta• Reference provides a stable
.10V outpvt which can be adiutt•d over • :711 rang• with
"Imornal effect on temperature tUJtlity. Single supply opera•
tion owr an input vol" range of 17 to 4OV, low current
Orson of 1mA, and excellent tem perature stability are a0wored
with an Improved Wndgm deign. Low rott, low now and low
power make the REF 01 fn e ncellent ch ore whenever a stable
vol" reference is required. tech as In OJA and AID con-
ter tort. In portable Instruments, and in dlghtal voltmeters. Full
military temperatwe rang devices with ureen/ng to MIL.
STO 887A are available
''FEATURES
W AdJWUW 10 Volt OMpot ............... 0%
a	 Ea4allmt Tompsretlrro StaW ity ........ i p m/*C
•	 Lew Nei%@	 .........	 ........... WVpi
a Low ►war	 ..................... ISM*
•	 /dice Input Voltap Ranp ........... 12 a 40V
0	 Nigh Load Driving Capablity ........... MhA
• me Into -	 Comportaste
W Short Circuit Proof
w PAL•ST0483A Screening AvedebIs
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Input Voltage REF-01, A. E. H 40 V	 Operating Temperature Range
REF-01C, D 30 V	 REF OIA, REF-01 -55% to +125'C
Power Diuipation (we note) 500mW
Output Shat Circuit Duration Indefinite REF-01E, REF-01H, 0'C to +70'C
Ito ground of VIN) REF-010 REF•01C,
Storage Temperature Range -65'C to +150'C	 Note: Dente at 7.1 mW/°C above 80% ambient
lead Temperature ISoldering, 60 tae) WC	 temperature.
ELECTRICAL CHARACTERISTICS
REF"OIA REF-01
Those tOet.hcat.Ons apofr for V I N • e15V, TA • 25'C. unMr otMNrtr noted.
Ienwtarr 9ema01 Tom CarWastim Mm TV0 Mar Men Ty0 Mora Umb
Output Volta" VO 1L•OrnA 9.97 10.00 10.03 9.95 1000 10.05 V
Out put Adjustment Pon" Ivtl- Rp • 10► ti :30 _3.3 - r30 13.3 - %
Output Voltage Now eno"p 0 IHt to IOrrr - 20 30 - 20 30 rVp•p(Note 51
Input Voltage R•nga V j jy 12 - 40 12 - 40 V
tun. Requot,on I VIN • 13 to 33v - 0006 0010 - 0005 0010 %IV
Non 41
toad Re9u41.0n 1L • Oro 10-A - 0.005 0008 - `	 0006 0010 VmA
(NO10 4) I
Turn— Settl.NT." ton To!01f1of1141
vawe
-" 50 - - SO - rsec
Ov-exenl Cunrnt ISy No Load - 1 0 1.4 - i	 1.0 1.4 mA
Load Current I	 I L 10 21 - 10 I	 21 - mA
Sint Current IS -03 -05 - -03 -05 - mA
Snort C"Cu.t Current ISC VO • 0 - 30 - - 30 - mA
The Iollo r.nq spealicalront •p Pr r 10 • V IN • .15V. -55 C . TA a •175 C and IL • OMku rL eta ojhnw,sf noted
Output V ,nage Chan," QVOT 0'CTA4-70'C - 002 006 - 007 1.17 %
w, I h Temperature
-55'CTAC•'125 C - 0.06 015 - O 18 0.45 %(Notts 1 and 21
Out p ut voltage TCVO (Note 3) - 3 95 - 10 25 Pom/'C
T•mp.refure Choff,c •nt
Cr .nge , VO Te-pe r4tu,e Rp • IOYi1 - 07 - - 0.7 - ppm/, C /%
C.If f , ant y..th Output
An,ulr:neni
L.nfRp., IUwn O'cTAC•7O'C - 0007 1	 0012 - 0007 0012 'UV
IV jN • 13 to 33V)
-55'eTAC•125'C - 0009 0015 - 0009 0015 tea;Note 4)
Load R.9u40 0n 0'CTAC•70'C - 0006 0010 - 0007 0012 %ImA
11 1. • O to amA'
-55'CTAC•125'C - 1	 0007 0012 - 0009 0015 'c/mAI Note 41
NOTE 1	 4VOT n Oe6rud as the ebtotute ddf-!nce bRween the ma•.mum putout rojtaw and mm,mum out put roltape *star the wacd Nd
tempe r ature range tepres"d as a WCentape Of TOV
VMAX - VMIN
dV 0T' 1 10010V
NOTE 2	 AVOT speahuooh apphe• trimmed to 10 OOOV w untrimmed
NOTE 3	 TC V	 s det.neo r e V	 dtrrmdO'	 OT br the temperaturea ran	
-%V OT 0 '1 0-7 0a;,•.TCVO(0•I0.70 C:- C70 C
aW TCV0(-55 r0d25%) • AVOT -55 to•t25'C190"C
NOTE 4	 LM and Low Repuial-on uw-flcatwnt mclwe the effects of xd neaten





• In the linear mode the input common-mode voltage
range includes ground and the output voltage can also
swing to ground, even though operated from only a
single power supply voltage.
at The unity gain cross frequency is temperature
compensated
• The input bias current is also temperature
compensated
• Internally frequency compensated for unity gain
• Large do voltage gain — 100dB
• Wide bandwidth (unity gain) — 1MHz
(temperature compensated)
• Wide power supply range:
Single supply — 3V to 30V
Dual su pplies — i-1.5V to ±15V
• Very low supply current drain f800rJAf — essentially
independent of supply voltage 11 mW/op amr• et +5V)
• Low inpui':^-ing current — 414nA
(temperature compensated)
• low input offset voltage — 2mV
and offset current — SnA
• Input common-mode voltage range includes ground
• Differential input voltage range equal to the power
supp ly voltage
• Large output voltage swing — OV to V + —1.5V
FUNCTIONAL DESCRIPTION CONNECTION DIAGRAM
Top View
The Am124 senes Cofls,sts of four hrdepeoJent, high gain.
internally	 frecim, nc ,,	 compensated	 oprijounsi	 amplifiers
de%iyned pnma,dy to operate hum a single power su pply ovei
a witir rankle o f voltages. lheme de:ici•. can also voetate from ^^^rrU, t 1 i• Ktyr
spl it power su pplies and the low power s •	 'y current drain '+•^^'-
,s	 ndepentlent of the magnitude of the powe, sup ply voltage. t
Functional applic ations consist of all the convent. Anal op drip v• n CIO
circuits wh,ch car. now be more easily implemented in smylr ,




-yam blocks .... e ` wur r
Nat•	 0— 1 ., -*,kita to, Or ,.ntt♦ t^On
ORDERING INFORMATION SCHEMATIC DIAGRAM (Each Amplifier!
Part	 Packs(le	 Temperature	 Order
Nw n her	 lip,•	 Range	 Number
—
Henm• tic WP	 0 C to 470^ C	 LN12240 --------- ---	 +
Am324	 MoMed LIM	 OTC to -70'C	 t N1324N •' • •°.• ,
Dw-	 0 C to 0.0' C	 LC1324 s
Am 2.4	 Mvw,vt c DiP	 25 C to -8 r,'C	 L&1 224D
Hr.nn+tit DIP	 :,r L to 025 ' C	 Lti1l24D
— 01
—i




	 5`	 C to • 1	 5"C
	
LM124
H	 mnce DIP	 O L. to • '0 C:	 LM32.1AD
Am324A	 kl n tr.i DIP	 0 L to	 70 C	 L".1324AN J "
D,<e	 0 C	 70 C	 LM 124A
Am' 4A	 H tm t c DIP	 2b	 to • 9', C	 L%1224AD w'^
.R	
Hermetic  ol p	55'k: to • t.a C	 LMIa'4AD + I
Am124A	 Flat Pack	 55'C to • 125 ' C	 LM124AF 1
Dice	 -•55'C to • 12b ' C	 LU124A —	 —	 - -
267
Am124/224/324 • Am124A/224A/324A
El ECTRICAI CHARACTERISTICS IV + a +5.0V0C , Note 4)
Am124A	 Afn224A	 Am324A Am124/Am224	 Am324
A tnlatar
	 Condfuons













I s o, a0enbn9 at n^ah tem peratures the Am324 must be den ted based on a 1 125% m0umunt Iunatl0n tem perature and a MNmsi resistance of
1 75 C 1V wNl h 000-5 for ins Oevtae ao'dWSd in a Printed CII—I b" I d. OPerabng In a stil l ai r ambient. The Am274 and Am 124 can be dersted
based on a • 150 C r•`a..mum Iu nt l,On tem perature The dt Nlp6hon Is the total Of all four OMPhttare - UW O.W"01 tNt tt*M, where poN'o l e t0
,,to. no am Pllrlaf to Nt.nte Or to reou,o the Porv4r wh Ch -6 drolosted 1. the ."$,a NO Clr'u,t
• $nos l S.r'a 111 IIOm ins au tout t0 V • CM Cause 4.'.NI.s hooh.g MO •.mist#' oestruellon. The m4.im y ln Pulput eultenl Is OP010.1-00 1 V 40-A
n.t•t'an.fant or tn. n.aa'V'luoe of V • At .41.06 of su pti l l, .91 toos IN e•cows of • 15V. co n tinuous $h Ott c'""ts Con O rIce" the poV t d.s«pat'on
'Ohn^ an It C1.N Wen IN al destruction.
I Th11 Inoul'.. r ide .,ill Only e.Itt when the voltage at MY Of the Input load. I$ 011"NM04tiVW 11 -SO.* t0 MO COIIKt01 "SO lunChO- O f Me Input
II% tr an list a's bKom'ng fo rty
 ly d b,owd and M4r4bV OCting at 'n Pvl dlOde CIOmOS. In sodttlO n 10 this 0@004 Nben. MOM 10 elµ loteral Nofv
Pa r NII . 0 iran1,s10r aC110n .n the @C cN'v. This tran«stW aCnOn Can CO.W the out put voltages of Me 00 WINO.  TO 90 to the V • Ir O l tage level 101 to
M OUnd oar •U 	 ov and r,vel 111 1 the time oWfst$ON 1"** en Input Is dr,"n negative Th,s is not dettructi.4 end normal Out put States will M-estalthlh
.,hen in• ^ 1 1 '!:'• 	It, N.C. was —go-0 "O'n r.1-.S t0 • HI.0 gr NIH man -0 3v4 Theft 100c I f ICall pnl .—I,, to ' V • - •SVOC and _SS C h T A % • 126 C. u'M Oth"'n"Ve Stated "I" the A m 224 all loMponlute*094:04811-Onl
s'e l:m,tad I p -
 
25c '. 1 A < -85% • •. d Ina A m 324 bilmoo,at—S,specO.cab Ons ore limited to O C % T A 4 • 70•C.
S , rn . t 4v A5 - Oil - th V ` from 5V to 20v *no 0H, the full 	 commo n mode tonge IOV tO F • -1. SV 1
a The 0•rK hO. 0 1 Ins - M V,l Current Is out Of the IC due 10 the PNP input stage. This current Is ~ntloliv CNSMnt • ind4pondent Of the stow of the
oulo.t to no'000.ng'hangs *iris 0. M. in put I,nat.
7 the Input common m ode v0, tage Or e,Thw '.put banal Volta•o should not be showed to g0 n.OstlVe br more then 0.3V. The . pee, and of the
common mod•
 -J'I.e. r sno* n V • - t 6V but 4-IfIV or both ' n p.ts can O n to • 32V wAhow *S_ See
• Oue to 0 . OSI m q tr o1 ..tern.@ tompon.nt, int.'s 'hot Couobno 16 not Orig.n.bng v,a tin. CaP4CIlenC• b41..ee n MaM st,to—al Peril TMS IVO"IIIVCM be dslacten at This IVo i of capKitive cou Oling INtrNNs at h,OMW freOuenCles.
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MAXIMUM RATINGS (Above which the useful life may be impaired)
t
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Power Dissipation (Note 1)
Molded DIP 570mA
Cavity DIP 900MA
Flat Pak (Am 124 F) BDDMt
Output Short Circuit to GND (Note 2)
(One Amplifier) V + G 15V and T A
 - 25°C Continuaa
Input Current (V IN < —0.3Vp L ) (Note 3) 50m:
Operating Temperature Range
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TYPICAL PERFORMANCE CURVES (Coot.)
Open Loop	 001,1	 410"	 Voltage Folio
uency Response
	
Rejection Ratio	 Pulse Raps
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Voltage Follower Pulse	 Large Signal	 Output Characteristic —
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Excellent Long Term Stability: 250NV
(24V/month)
Low Quiescent Current: 1.0mA max
Small IC Package: TO-52 Can
10mA Current Output Capability




U DEVICE	 Low Drift Voltage Reference
'a Ta'M. 1. MM
C
PRODUCT 1)ESCAM , I ION
The AD580 is a three-terminal, low cost, temperature
compensated, bandgap voltage reference which provides a
fixed 2 . 5V output voltage for inputs between 4.5V and
30V. A unique combination of advanced circuit design and
sophisticated thin film resistor processing capability provides
the ADS80 with a temperature stability of better than
loppm/°C and long term stability of better than 250µV.
In addition, the low quiescent current drain of 1.0mA max
offers a clear advantage over classical tener techniques.
The AD580 is recommended as a stable reference for 311 8, 10,
and 12 -bit D-to -A converters that require an external reference.
In addition, the wide input range of the AD580, allowing
operation with 5 volt logic supplies, makes the AD580 a good
choice for all digital panel meter applications.
The AD580J, K, L and Ni are specified for operation over the
0 to +70°C temperature range; the AD580S, T and U are
specified for operation over the extended temperature range
if -55 to +125aC.
PIMOUC I I IIG111A" I' fTS
1. The three -terminal voltage in/voltage out operation of
the AD580 provides regulated output voltage without any
external components.
2. The AD580 provides a stable 2.5V output voltage for
input voltages between 4.5V and 30V. The capability
to provide a stable output voltage using a 5-volt input
makes the AD580 an ideal choice for panel meter
applications.
3. Thin film resistor technology and tightly controlled bipolar
processing provide the AD580 with temperature stabilities
below I0ppm /"C and lung term stability better than
250µV.
4. The low quiescent current drain and fast turn -on time of
the AD580 make it ideal for CMOS and other low power
system applications.
5. Every AD580 is baked for 48 hours at +200°C,
temperature cycled 10 times from —65 to +150"C, and
receives a high impact shock test.
AO
^•^d 0^0 ^ ^,^c^S1 AID
Ic
I (!-Ir•^.lt,pn 1,j ,, „:,,J 1 .y An.1lij U^v(re5 is be!,n •ve(' 'o t7c accurate
an.t r r.ab I(! Ho,% -. •rr -) r-1)or,•:)J.ry ., .),s,. m. •d by Arain, Qev.c us
!or f; .; 4 , nor ft)r ,tray infnnnem 3 nts of t atcnis or Other rights of -HnV
(, )r, , ,• 5 '% h ":n ­ .-,v
 (. ju(t tror ., its i. •.c NO keens{ is 7r3nrep by implica.
t,nn nr otnvrw.,e ^(r,l+r my ;)atent or patent nights of An.)log Devices.
Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062
Tel: 6171329-3700	 TW X: 710/394.6577
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Dimensions shown in inches and (mm).
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The LM139 series consists of four indapandent • Eliminates need for duff supplas
precision voltage Comperators with an offset volt
• Allows seming now gnd
ape specification as low as 2 mV man for all four
• Compatible with all farms 01 Moen
comparators. These were designed s pecifically to
operate from a single power supph over a wide • Power	 drain	 suitable	 lot	 battery operation
range of	 collages. Operation from spirt power features
supplies is also possible and the low power supply
cut
'
 ent drain n independent of the magnrwde of • Wide single supply voltage range w del sup.
the power supply voltage. These com parators also plies
have	 a unique characteristic in that the input LM139 tenet, 	 2 VDC to 36 VDC or
common mode	 voltage range
	
includes ground, LM1 39Asarles, LM2901	 t1 VDC to t1• VDC
even though Olmsted from a single power supply LM3302	 2 VDC to 29 VOC
voltage. or _1 VDC to S14 VDC
Application weas'nctude Irma compakaton, simple •	 Very	 row supply current drain (0.8 mAl -
Maiup to digital converters. pulse, squareweve and independent of supply voltage (2 mW/compare•
ume dela y generators. w de range VCO. MOS Nock tot at •5 vpc)
timers. muarvrbratort and high voltage drg.tal logic •	 Low input biasing cut rent	 25 nA
pates. TM LM139 series was designed to directly •	 Low input offset current	 Mn.ik—•
interface with TTL and CMOS. When operated and offset voltage	 t3 mVfrpns both olus and minus power supplies, they
•	 Input common mode voltage range includes grid
unit directly interface with MOS logic- where the
low power drain of the LM339 is a distinct advan •	 Differential	 input voltage range equal to the
lags over standard comparators.	 -	 -	 _.	 .. Gower suppl y Voltage
• Low output	 250 mV at 4 mA
advantages "lurst-onvoltage .
a	 Nkph prsc.aon comparators • Output voltage compatible with TTL, OTL,
a	 Reduced Vns drift over temperature ECL. MOS and CMOS logic systems














National	 -	 Voltage ComparatorsSemiconductor
LM139/LM239/LM339. LM139A/LM239A/LM339Ar LM2901.




typical applications (v • - 5 o v .I.	 pC	 •
n	 a	 w	 .	 .
k
ewer n «war ^ . e.w , -r.. ^. sun rwt i
M."	 -
0 do Nv+rbr LM13f0. LM129AD, OnMr NwnW LM13W. LM130AJ,
LM2300 r LM2"AO LM239J, LIAM". LM339J,
lift Ns Paetaw 0141i LMSMW. LM2ed1J eft LM=SJ
W N9 Package J14A
Over NWr W LM13af, LM13§A/, Orear NurrMr LM33914 LM32"N.
LM23e/ or LM23eAt LM2201111 or LM33024






LX1600 serer — See hekop PXa
LXIM s•rrta — f•• heka r FX7
LXIMID stun — s•• trtkep PX70L%I^
LX1600A, 1601A, 1602A, 1603A. 1610A. 1620A,
LX1700A, 1701A. 1702A. 1703A, 1710A, 1720A, 1730A
absolute pressure transducers 10-20 psia to 0-300 psi&
LX16010, 1602D. 1603D, 1604D, 16100.1611D. 1612D. 1620D,
LX1701D, 17020. 1703D. 1704D, 17100, 1711D, 1712D, 1720D
differential pressure transducers *_5 psid to 0-100 paid
LX1601G, 1602G. 1603G, 1604G, 1610G, 1611G. 1612G, 1620G,
LX1701G, 1702G. 1703G, 1704G, 1710G. 1711G, 1712G. 1720G. 1730G
gage pressure transducers *-5 psig to 0-3G0 prig
general description
Th,rse rugged uCncrt are highly accwai e . COmpletels,
field interchangeab le temperaturt comornsated linear
p,essure tt ansdus rrs
A tally signal conditioned transducer with a 10 Vdt
.^., . ! is provided n a small ceramic hytv 'd cneu,t can
f,if—i in ready to, PC board mounting IL M600 ser,etl
or surrounded be a tough .mc lLeCast housing with a
r--led connector A nylon molded housi ng is availJb r
whirr metal enclosures afe !nrb.duen All devices in
clude a voltage requloted inlwt and an operational
Jmpld,er outtis,l A c^rilormsl coaling protects all por
Buns of the C,tLUII from most CutfuSWe of COnttuCLrye
fluids
features
a F,rld i n terch Jngoah,iov within t 15"n tit span
• '3Nof span Overall accuracy
circuit and connection diagram
• Temlxfalure coefficients better than !003% of
span, C 1'001 •	of span,°FI
• Ftetxatau,l,ty better than !0 5% of span
• Temperature measurement capability at point of pres-
sure tenting
• Available Ifom local National distributors
applications
• Food a nd tieverage processing
• Meo,cal electronics
• computer pneumatics
• Hot bulb thermome!fy
• Fluid sy stems proportional control
• Hydraulic and pneumatic controls
• Heatmq, vent,lat,on, refrigeration and air condi
tion,ng iunuult





product selection guide 	 Nommd cna+actes •sucs IVs - 1SV, T„ - 21'C1 INotn 1 and 21
DEVICE CALIBRATED OUTFUT PROOF MAXPRESSURE RANGE TYPE VOLTAGE PRESSURE 1111,11EBSURES
ABSOLUTE LOW INC NIGH ENO PKG BURST
0 to IS w•s L X 1600A, L X 1700A 2 5 s0 15v 7 5 to I Sv 40 P1.8 3000S.0
10102001.4 LX1601A.LX1701A 2Sz02v 121s02V 40 pua 300ptaa
0 to 1506.8 LXI607A, LX 1702A 2.5 =0 15v 12 5 z0 1 SV 40 pS • a 300 vita
O to 30 pua LX 1603A. LX 1703A 2 S to 1SV 12 5 '0 15V 60 ps.a 300 pua
0to60two LX1510A.LX171OA 25_0.15v 125!015V 900S•6 300 psi#
O to 100 w • a L X 1620A LX 1720A 2 5 :0 15V 12 5 s0 15V 160 pas 300 pua
0to3000+ . 4 1X1730A 250ISV 1	 125201SV 4500sis 500 psis (Note31
DIFFERE NTIA L (Now 41 COMMON MODE
-601* *So pud LX1601D.LX17010 25 to 2V 125:02V 40os.d 300 pua
"S0to • SO pSif LX1611D.LX17110 2S !02V 125 to 2v 100w.d 300pSa
-100to • 100w •d LX16120 LX17120 25.015V 125 toISV 125 PIA 300 Otis
0 1 ISDS,d LX16020, LXI702D 25'015V 125 • 015v 40nsd 30001.•
010 3o pv0 LX116030,LXI703D 25=015V 125:015v 60t)S.d 300 pua
-15ro • IsPs.d LX 16040 LXI704D 25'0 ISV 125 *0ISv 40 Pilo 300 Pilo
0to60w.a LX1610D.LX17t00 25'0 ISV 125'015v 90DUd 300 pua
0Io100aS •d L X 16200. L X 1720D 25'015V 175*0ISv 150wvd 30001's
GAGE SEAL
-60to -So puo LX1601G.LX1701G 25'02v 125 to 2V 40DS•9 wPS•9
-60to • 50 pu9 LX161IG.LX1711G 25 to 2v 125.02v too 01,9 1160S•2
-100to • 100 p+-9 LX1612G.LXI712G 25'OISV 125'oISV 125ps.q 145pu9
0 t Is p t-9 LX1602G. LX1102G 25'015V 2S:015V 40pi+o 50P4.9
0to30 p S.9 LX1603G,LX1703G 25'0 ISV 125 toISV 60PS•9 700S•9
-IS to • i5ou9 L X 1604G. L X 1704G 25!0TSV 12S'OtSv 40Ps.9 5001.9
0to60 ps.9 LX 161OG. LX171OG 25 -015V 175'015v 90 Pug 100psu9
0to100uu9 L X 16 20G. LX 1 720G 25'015V 125!015V 1500+9 1750u9
0 to 300 D4 . 9 LX1730G 2 5 . 0 ISv 125 1 0 15v 450 p+ • v 500 ps•9
276
N
absolute maximum ratings tNote sl
fac11a►fon Va1ap	 70 vpc INote	 21
Output Current, l e 	 20 TA
0peratfel Temperature man"	 -Q*C to • 125°C





L XIS i 1700 01.02A
LX16i'701.02.110
LX16b 1701 Ott 1143
LIL16A 1707 10A
LXI	 &110] W. 10.120
LX 1661707, 04, 10. 12G
LXi6SO 1720. 1770A
1X16 A17200
LX16A 1720, 17704 NNIT1
Tvf MAX TVP MAX Tyr MAX
Tnr+1,r,+1,.,t CoethVOM 2S C to • 'S C
Can t 1 1 M7r Vr	 16V iNetr 21 -004 •009 •003 •006 •002 '007 %wMt,•C
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general description
The L X56W L XS700 (tine( temperature transducer( are
highly accurate temperature measurement Of control
systems lot use over a -SS C to • 125'C temperature
ranee Fabricated on a single mwtol,th,c chip they to
CirAde a tem perature salltor, stale vottege reference and
00etatlonal amobf,ar
The output of the LX5600'LXS700 • s di r ect ly pro
portfonal to temperature ef degree( Kelvin at 10 mV -K
VV . . a the ,Mtrinai op am1P with tete ,n a l tN ilall any
It m rle raiwe scale factor B easdv t-L)ta;nrd By con
ne(hnq the 00 amp in a com parator the outOUt wdi
sw.11h as the tenf txraturt lra•lsvlrrVej the set PO.nt
ma•mg the der,ce wiletul as an on off temperature con-
1r Oiler
The LX%W uses the difference to emitter bast voltage
of tranustors operatfog at dif ferent current dansillres as
the (»sic temperature stins.trve element. SrnLY this out
Put defends only on IfenjoSlor r.,atchtng the sal
relisibil-ty and statlriny as present op am ps can a
eapected
The LX5600 and LX5600A operate over a -SS°C in
• 125'C range and are ava.Iat>fe ,n 4 10&1 TO 5 package.
The LX57:10 and LXb?00A also operate over t',a -SS'C














LX5600/LX5600Ar LX5700/LX5700A temperature transducers
An achvr shunt regulator is connected across the power
lejns to :he LX5600'L X5700 to provide a stable voltage
reference in add.hon to plov'dn.g a referenie.it
requlales the A. rCrahnq voltiror 10 6 8V Th.s allows the
use of any power supply collage wth su.t&Wf C.Iffnal
ttsatorl
The op amp can amplify the 10 mV r; from the srnsor
to a l most env c'rsnrd output The .npu! bras vwlrnf .s
Icily en,l rel at.rt.v consta n t with tempe,#t," ensuring
h• qh accu r jcy, Nnrn h , yh s:w r ie impedanc e .s usrrl
Fu , thrf. the output Co llector cal to rri,o rwil to a
.octage h.ghe, Inan 6 8V auow . ny the LXb"0 LX5700
to dove lam ps and rr.ays from a 28V supply
features
• CalAMAI,on accuracy of WC over -SS "C to -125%
• Internal oo amp with frt.;vencv compensation
• L.nrar output of 10 mV 'K 110 m V"CI
• O,rec6s cald,ratr4.n degrees Kelvin
• Output can drt.e load( up to 35V
• Internal staD:e voltage reference

























electrical characteristics (Note 1)
Output Short Circuit Duration	 Indefinite
Operating Temperature Range 	 —55'C to +125'C
Storage Temperature Range	 —66'C to +150'C












Out put Voltage (Note 2) TA - -21it 2.8E 40 2.22 2.9E SO 4.44
Outcut Voltage INole 21 TA - -SS'C 2.18 40 2.22 2.18 EO 4,44
Output Voltage iNote 21 TA •	 12S'C 396 au 2.22 3.98 Bo 1.411
Linearity AT a -190. 0 0.015 0016
Lora Term Stabit.ty TA - 125'C 20.002 50.002
Repeatability TA - 125'C 50.002 0002
VOLTAGE REFERENCE MIN TYP MAX MIN TYP MAX UN. TS
Reverse Breakdown Voltage 1 mA S t r S 5 mA 668 685 7.12 6.55 Sell 7.2s V
Reverse Breakdown Voltaw 1 mA S Ir S 5 mA 10 25 10 3S mVChange With Cufrant
Temlyrature Stab.t.t y 20 60 20 Its mV
0"'Sri .c Impeoance Ir - t mA 3.0 3.0 A
WAS Norse Volmair 10 Mr S f S 10 kHz 30 30 MV
lung Term Stawlnv TA - .125'C 60 6.0 mV
OP AMP
input Brat Current TA • -25'C 35 ,75 3' ISO nal
Input Bras Current e5 ISO - _ 250 nA
Voltage Ga , n RL • 38k, V •• - 36V 2000 15000 1500 $SOW V/V
Out put Leakage Current TA - 25'C (Note 31 02 1,0 2.0 0.2 PA
Output Leakage Current (Note 3) 10 so 80 10 MA
Out put Source Current VOUT S a 05 10 10 IsA
Output S.nk Currem IV j VOUT ^:36V 2,0 I I	 2.0 mA
Note 1: Thew Wr C, l .cal,Ons apply for -55` C < TA < .125` C and 09M A <'SUPPLY < 1.1 mA unless othe rwise tpecif.ed.
Note 2 The out put vol tage aPphes to th e basic thermometer configuration with the output and feedbaCk terminals Lmi ld and a Iced r7s.stanCe
Of : 1.0 ht;t. Th-s . s the feedback fil voltage and includes errors in both the sensor and op imp. Th.s voltage if specified for the sensor in a
rapidly st.rred oil bath.
Note 2: The output leakage current i• so"ifi/d with > 100 mV overdnw Since this voltage changes with temperature, the voltage drive for
turnoff Changes and n defined as V OUT (with output and .our 	 -100 mV. This gw, icahon applies for VOUT - 36V.
application hints
Although the LX$600/LX5700 were designed to be as
trouble free as possible, certain precaui ins should be
taken to insure the test possible performance.
Like any temperature sensor, internal power dissipation
will raise the sensor temperature above ambient. Norni
nar operating current for the shunt regulator is 1.0 mA
and Causes 7.0 MW of power dissipation. In free, still, ;;it
this raises the package temperature by about 1.2°K.
Although the regulator will operate at higher reverse Cur
rents and the output will dritia loads up to 5.0 mA, these
higher currents can raise the sensor temperature over
19'K above ambient-degrading accuracy. Therefore. the
sensor should be operated at the lowest possible power
level.
With moving air, liquid or surface temperature sertsing,
self heating is not as great a problem since the measured
media will conduct the heat f rom the sensor. Also, there
are many small heat sinks designed for transistors which
will improve heat transfer to the sensor from the sur•
rounding medium. A small finned clip-on heat sink is
quite effective in free 'r. It should be mentioned that
the LX5600 d • ', in the base of the package and there-
fore co- A, t,i r,- 1 sse is pr, `affable.
The '- . ' et ; *or provides a temperature
staWa lr.+'a•> 1, nIiwt,,,, the temperature output or
setting a cr• iw7 , ,o point in temperaure co.itrollers.
However, since this re f erence is at the same temperature
as the sensor temperature ehanoes will also cause refer
ence drift. For application where mt.xlmum accuracy is
needed an external reference should be used. Of course,
for fixed temperatt-re controllers the internal reference
is adequate.
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MN5210 SERIES ti .	 r~.
• ez^oN '°^°	 ADJUSTMENT—FREE
A/D CONVERTERS
rN=iri►a.wi..a.i: .ts..a..., :.iw..	 `•a:. ..a^.r.Jw..i.- r.. ..;i.... .. ..^	 ..^...	 .. ........ ..... _.e,.r:a-.,.a:dt•s:...^W^i^.,flrliS L.^.w.ii
DESCRIPTION i FEATURES
The MN5210 Series Devices are extremely fast 12 Bit•
Successive Approximation A/D Converters providing both 	 •	 Very High Speed
parallel and serial output. These devices have a maximum	 1 .0 pSec/Sit max,	 "`^".1	 y
conversion time of 13 µSec which allows full accuracy
with a 1 MHz clock.	 •	 Totally adjustment-free	
_ µi
No full scale or zero adjust
These hybrid converters are housed in miniature 24 pin 	 r ,!	 ment necessary
glass/ceramic dual-in-line packages. Miniature size, low power 	 ;	
1
consumption and adjustment free operatior contribute to 	 •	 Low Power
the reasons why these converters provide the user with the 	 ]OOmW	 y
best possible selection for compact and efficient systems.
All converters are completeiy laser trimmed and totally 	 •	 Small	 -
adjustment free. They require only one external compon• 	 24 Pin DIP	 i
ent, a non-critical 2.2µf capacitor. Additionally, due. to 	 ^-
r	 highly stable thin film resistor networks, these converters 	 •	 f1/2 LS8 linearity worst case
provide tong term maintenance free operation. 	 1
•	 Hermetically sealed package
These converters are available in three input voltage ranges:
0 to —10 volts (MN5210, 13), #5 volts (MN521 1/141, and	 ,	 +Parallel and serial outputs
+ 10 volts (MN5212/15). For each of these input ranges,	 •
the user has the o p tion of specifying a model complete 	 •	 Full Mil operation
with an internal reference or for improved absolute accur-	
-55oC to +125oC ("H" models)
acy, a model which uses an external reference. 	 Available fully screened &pro-
In all cases ±1/2 LSB linearity is guaranteed over the 	 cessed to the Class B require-
entire operating temperature range. Additionally all units	 ments of MIL-STD-883
	
_	 1
are tested 100°. for linearity and accuracy at their temp- 	 j
erature extremes as well as at room temperature. !
All models of the MN5210 Series may be procured for	 APPLICATIONS	 t
operation over the entire —550C to +1250C military temp-
erature range ("H rr models) with the same end temper- 	 •	 Remote Equipment
ature operating characteristics as the commercial O oC to	 !
700C range. In addition, fu!I military temperature oper- 	 •	 Medical Instrumentation 	 i
ation devices are available processed to the Class B require-
	 •	 Aerospace	 t
ments of MIL STD 883 ( i nquire about Micro Networks'
"Option e").	 •	 Computer 1/0 Equipment
Micro Networks Corporation
324 Clark Street • Worcester, Massachusetts 01606
Tel: (617) 852-5400 • TWX 710-340-0067
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MN5210 SERIES SUCCESSIVE APPROXIMATION 12 Bit A/D Converters
,^^^•^^i'w^'r't ....:	 ...w^•-- ..'v '^y`r^1 t_.	 ,tr ^i"..^►^Y'w^yH^+.•	 : ^ •^ 'r 'wr•• '^.*k t
 rt .:.1^w8•+v..; . M
tiABSOLUTE MAXIMUM RATINGS	 , t	 ,
	
r :	 '•. .	 ,
Operating Temperature	 ', ;`	 :	 ' = ,0 to 7000 (+550C to +1250C 11H" Models) '^"" r^ "	 *^
Storage Temperature 	 —650C to +1ism
Positive Supply	 ,..+18 Volts	 t . s ? t+'	 3'+^v 	;Je	 t	 .M7 S.
Negative Supply	 4 `•	 -18 Volts	 x^+r'	 '^•,
.^, r _	 Y	 Ems.
Logic Supply 	 •+7 Volts t.^'f n* -16.
Analog Input 	 125 Volts	 _	 r	 r' .^+^^^.»	 aDigital Outputs	 rthr	 Logic Supply 	 a, ^. *c
Digital Inputs	 44", 	 +5.5 Volts
• Reference Supply (Models MN5213. 14, 15 and 16)	 -15 Volts	 1^;
:ru:^^,:r..Y:.•.i^.a.......^. _ _	 _ ^. ..._	 :,^«..._..... .. _.	 ....^..>. .^...r:,wsi - i..,eidhrlsaia	 --r'J
SPECIFICATIONS (TA-2500, Voltages 115, +5 unless otherwise stated)
.. .gym ^.^.. }r7^1!!_._r.—.: _.	 _ _	 _^...AY	 _ ^ 1	 _	 .	 ^.Ll•. 'M .	 t.1^^_1.^1'^ '!".^!'^.^
PERFORMANCE :y 	 ar'	 •-^	 .'.tire
INPUT RANGE	 INPUT	 HIGH	 HIGH ACCURACY
%IMPEDANCE t PERFORMANCE (Ext.Refi A0.000V) f 	 :»	 a	 ,
`=.,	 >• ;i3Oto—tOV	 6.7k	 MN5210	 MN5213	 t.7
` '+5V to —5V "'t	 6.7k	 MN5211	 MN5214t ? +,, 
`5,;*10V to —10V 	 13k	 'r MN5212 	 MN5215
0 to +10V	 6.7k	 MN5216
TYP,	 MAX.	 TYP.	 MAX. , .^ UNITS	 j
Resolution	 12	 12	 Bits
Linearity (00 to 700C) (Note 1)	 LSB
Zero Zrror	 1	 1	 LSO
Zero Error ( 00 to 700C) (Note 1)	 i	 2	 2	 LSB
Absolute Accuracy 250C (Note 2)	 2	 (	 2	 LSB	 i
Absolute Accuracy (00 to 700C) (Notes 1 & 2)	 +A	 •	 ±+1	 !6	 J1Conversion Time (Note 5)13	 13^ NSec	 i
Power Supply Requirements	 ';	 1Current Drain +15 Volt Supply 	 23	 2$ _	 23	 "28	 I mA	 7
Current Drain-15Volt Supply 	 -	 15	 19	 5	 6.3	 'mA
Current Drain + 5 Volt Supply -	 25	 42	 25	 42 . ,	 j mA
Current Drain —10 Volt Reference 	 i	 1.5	 2.0	 i mA
Power Supply Rejection
+15 Volts (Note 3)
	
i ±.02	 #.02	 ( %F.S.R./%Supply
15 Volts (Note 3)_	 ±.05	 ±.02	 %F.S.R./%Supply
Power Consumption	 695	 915 , 567	 744	 1 mW
"LOGIC RATINGS 
	
`MIN. `TYP.^' V MAX.'	 UNITS
Input Logic Commands	 'r
Logic . .0..	 w	 8 .	 Volts
Logic ..1.,	 2.0	 .'r	 :Volts
Loading	 +5	 r`< _ .	 TTL Load
Clock Input Pulse Width	 ; •	 100	 nSec
Output Logic
Logic "0"	 4	 Volts	 f
Logic • '1	 2.4	 3.6	 Volts
Serial Output	 NRZ	 1
Parallel Output (See Timing Diagram)




MN5211/5214 —' MN5212/5215 - MN5216	 MSB	 ' --""' LSB
O V	 +5.0000	 +10.000	 +99976 	 O O O O O 0 O O O O C O
	
— 5.000V	 0	 0 -	 +4.9976	 1000000G0000
	




_. .	 _ .. . s... .., , . ... 	 —._W._	 n:­ 	 _........^.^
NOTE 1. For •• H • ' models, the specification a9p4es for operation over the temperature range of .550C to +1250C.
NOTE 2. Absolute accuracy includes all errors, gain, zero, and linearity. Al l converters are tested 100% at the temperature
extreme% fir bnearity and absolute accuracy.
NOTE 3. For proper operation !15 Volt power supplies tolerance should not be greater than ±31/..
NOTE 4. FSR is the abbreviation for "Full Scale Range" and is equal to the peak to peak output voltage, i.e. 10 volts for!5V range.
x NOTE S. Conversion time is specified with external 2.2yf capacitor Ise* block diagram). without this capacitor convern
%ion time is tv pica liv 20u Sec.
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{ .	 i. Shaded areas shown for parallel data outputs denotes states determined bydata input immediate prior to shaded area.
2. For continuous operation connect start convert (Pin t) to end of ce •nvers , on (Pin 22).
3. Reset the converter by holding the start 'low' during a low to high transition of the clock. The start must be low for a
minimum of 25 nSec prior to the clock transition. After the Start is a,din set high the conversion will begin on the next
low to high transition of the clock. The start may be set low at any time during a conversion to reset and begin again.
4, At the end of conversion the E.O.C. will remain low until the converter is reset. The parallel data is valid for the entire time
the E A.C. is tow.
S. The serial output i s non-return to zero.
6. For the user's design flextb+lrty, digital and analog grounds are brought out separately and must be externally connected.
For optimum results, this external connection should be made as Close to the converter as is possible 	 inM




















Pin 3 Serial Out
Pin 4 Bit 6
Pin 5 Bit 5
Pin 6 Bit 4
Pin 7 Bit 3
Pin 8 Bit 2
Pin 9 MSB
Pin 10 Ext. Capacitor
Pin 11 Analog Ground
Pin 12 -V ref out (int. ref. models)
-V ref in (ext. ref. models)
Pin 13 —15V
Pin 14 Analog in
Pin 15 +15V
Pin 16 LSB
Pin 17 Bit 11
Pin 18 Bit 10
Pin 19 Bit 9
Pin 20 Bit 8
Pin 21 Sit 7
Pin 22 E.O.C.(end of conversion)
Pin 23 DIG Grd







MODE: NUMBER	 MN521X H/B
Model selection	 I '
Add "H" for .55 to +1250C operation—	 --.J
Add "/B" for 100% screened 1883 Class B)'
Example
0 t 700C(M5V, Int. Ref.)	 MN5211
-55 to +1250C Operation	 MN5211 H
-55 to +1250C and 100%
screened '883
	 MN5211 H/B
'Micro Networks Option "B"
ORDERING INFORMATION
Outline dimensions in inches (and miaimeters).
Micro Networks Corporation
324 Clark Street • Worcester, A llassachusetts 01606





PART NO.	 ^'^ s•.sll^ C S' s	 SERIAL NO.
















S	 -) 6 S "O
-j ..S/3 s
Eo ad j Y, ?v `S'. $`/ Y, !,	 5.c,
OUTPUT VOLTAGE & RIPPLE VS OUTPUT POWER
OUTPUT
POWER (	 V
100': S, SO s .- O
50% C












p Y. S 2 , o .tS
TEST CONDITIONS
1. AMBIENT TEMPERATURE 25 0
 C
2. HEAT SINK: ALUMINUM
19" X 7" A 1/8" THICK
^k m
ARNOLD MAGNETICS CURD.
11520 W. JEFFERSON BLVD.





MODEL NO S&-' y y
DATE-10 // 94
CRRt.i. un0
;R 2
VDC
C
FINAL PFJnRMNC$ DATA
DC INPUT
